BATManVSGig / hello-world
☆20Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for hello-world
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- systemc建模相关☆24Updated 10 years ago
- ☆31Updated last year
- ☆35Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- 用Altera FPGA芯片自制CPU☆39Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Nuclei Board Labs☆52Updated 10 months ago
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆15Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 3 years ago
- ☆14Updated 2 years ago
- The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.☆50Updated 5 years ago
- UVM实战随书源码☆42Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆21Updated 8 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆22Updated 2 years ago
- ☆16Updated 5 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- EE577b-Course-Project☆15Updated 4 years ago
- ☆13Updated 5 years ago
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆31Updated 3 years ago