100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain
☆63Nov 17, 2021Updated 4 years ago
Alternatives and similar repositories for quick-feather-dev-board
Users that are interested in quick-feather-dev-board are comparing it to the libraries listed below
Sorting:
- Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…☆50Jun 10, 2023Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆41Mar 24, 2021Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Feb 11, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- ☆11May 30, 2024Updated last year
- Student starter code for Fall 2019 labs☆13Nov 28, 2019Updated 6 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- A long and thin development board, designed to keep the number and length of jumper wires to a minimum. Runs Circuit Python on Microchip …☆14Dec 5, 2023Updated 2 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- FPGA development board made with KiCAD☆117Jan 15, 2026Updated 2 months ago
- a type level lisp interpreter on Rust's type system☆10Nov 11, 2016Updated 9 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Utilities to flash Fomu from a Raspberry Pi☆23Jan 26, 2022Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆39Feb 16, 2026Updated last month
- ☆14Nov 16, 2020Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 3 years ago
- ☆13Sep 14, 2021Updated 4 years ago
- Experimenting with embedded Rust and Golioth☆16Jan 1, 2024Updated 2 years ago
- Hardware design files for Particle Argon☆29Mar 4, 2019Updated 7 years ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- ☆18Jan 27, 2025Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Design files for the CMSIS-DAP debugger☆11May 14, 2021Updated 4 years ago