An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆74Nov 10, 2024Updated last year
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN accelerator implemented with Spinal HDL☆162Sep 29, 2026Updated last week
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 5 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- 将xfeat导出为onnx模型，且输入图片可为任意大小☆14Jul 24, 2024Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆17Dec 5, 2022Updated 3 years ago
- Small Heterogeneous & AI Powered Computing SBC Based on V853☆25Nov 7, 2022Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆52Oct 14, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆22Oct 28, 2024Updated last year
- FPGA Hardware Implementation for SLAM☆82Nov 24, 2024Updated last year
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 9 months ago
- ☆26Jul 16, 2026Updated 2 months ago
- ☆23Oct 26, 2022Updated 3 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- DS-SLAM implemented on Intel Arria 10 GX 1150☆40Jul 31, 2021Updated 5 years ago
- ☆25Jun 1, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated 2 months ago
- ☆19Dec 30, 2025Updated 9 months ago
- A tool to convert binary files to COE files 💫☆18Jun 24, 2026Updated 3 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆12Nov 9, 2022Updated 3 years ago
- ORB SLAM 2 + FPGA for Raspberry Pi 4.☆18Jan 11, 2026Updated 8 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Auto-exposure and white balance control with an OMAP3 ISP connected camera☆11May 29, 2011Updated 15 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆36Aug 7, 2023Updated 3 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆130Dec 15, 2021Updated 4 years ago
- ☆91Dec 16, 2025Updated 9 months ago
- ☆27Nov 4, 2022Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago