An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆71Nov 10, 2024Updated last year
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆158Jan 29, 2024Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- An FPGA implementation of Q*Bert for Analogue Pocket☆11Nov 2, 2022Updated 3 years ago
- Small Heterogeneous & AI Powered Computing SBC Based on V853☆22Nov 7, 2022Updated 3 years ago
- FPGA Hardware Implementation for SLAM☆80Nov 24, 2024Updated last year
- ☆22Feb 15, 2023Updated 3 years ago
- FPGA-based SNN Accelerator Toy☆36Dec 17, 2025Updated 3 months ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- OPI5 open micro desk design.☆13Mar 6, 2023Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- A tool to convert binary files to COE files 💫☆17Feb 28, 2026Updated 3 weeks ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Code☆11Mar 1, 2024Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- ORB SLAM 2 + FPGA for Raspberry Pi 4.☆16Jan 11, 2026Updated 2 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆83Jun 27, 2022Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- 基于k210的2021电赛F题数字识别☆16Dec 4, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆793Sep 14, 2023Updated 2 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Aug 7, 2023Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago