19801201 / DOSLAM
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆61Updated this week
Related projects ⓘ
Alternatives and complementary repositories for DOSLAM
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- 一个开源的FPGA神经网络加速器。☆123Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆35Updated 7 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆65Updated last year
- ☆32Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- ☆45Updated last year
- ☆187Updated 7 months ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆119Updated last week
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- HLS_YOLOV3☆20Updated 9 months ago
- image processing based FPGA☆98Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆50Updated 3 years ago
- 可运行☆28Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆31Updated last year
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆16Updated 3 years ago
- FPGA☆141Updated 4 months ago
- some interesting demos for starters☆62Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆84Updated 10 months ago
- ☆57Updated 2 years ago
- FPGA project☆200Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆42Updated 10 months ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- FPGA实现简单的图像处理算法☆41Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- 代码在这个库里 Code is here☆36Updated 3 weeks ago