19801201 / DOSLAMLinks
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆71Updated 11 months ago
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- ☆35Updated 2 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆131Updated 4 years ago
- ☆37Updated 4 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆81Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- ☆10Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- 【2022 集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- 文档编写☆13Updated 5 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆102Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆181Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆366Updated last year
- ☆63Updated 3 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- FPGA☆160Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆74Updated 7 months ago
- ☆55Updated 2 years ago
- some interesting demos for starters☆85Updated 2 years ago
- Tutorials on Vitis AI Created by LogicTronix!☆32Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- image processing based FPGA☆116Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆77Updated 4 years ago
- 在FPGA上面实现一个NPU计算 单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago