19801201 / DOSLAM
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆67Updated 4 months ago
Alternatives and similar repositories for DOSLAM:
Users that are interested in DOSLAM are comparing it to the libraries listed below
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- ☆38Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆41Updated 3 weeks ago
- 一个开源的FPGA神经网络加速器。☆157Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆118Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆92Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆160Updated 5 months ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0 智能娱乐收音机 开源项目☆28Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆77Updated 3 years ago
- ☆61Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆219Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- ☆52Updated last year
- FPGA☆152Updated 9 months ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆70Updated this week
- ☆33Updated last year
- ☆33Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆55Updated 11 months ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆92Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- some interesting demos for starters☆73Updated 2 years ago
- HLS_YOLOV3☆25Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆186Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- ☆35Updated last year
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆69Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆112Updated 3 weeks ago