19801201 / DOSLAMLinks
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆71Updated 10 months ago
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆37Updated 4 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆127Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆176Updated 2 years ago
- ☆34Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆156Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆359Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- FPGA☆158Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆64Updated 6 months ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆301Updated 5 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆147Updated 6 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- some interesting demos for starters☆84Updated 2 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆80Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆101Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆239Updated 6 years ago
- ☆248Updated last year
- 代码在这个库里 Code is here☆57Updated last month
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- ☆62Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆122Updated 2 years ago
- ISP☆13Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago