19801201 / DOSLAM
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆68Updated 5 months ago
Alternatives and similar repositories for DOSLAM:
Users that are interested in DOSLAM are comparing it to the libraries listed below
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- ☆37Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆43Updated last month
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- some interesting demos for starters☆76Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- ☆33Updated last year
- 一个开源的FPGA神经网络加速器。☆160Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆169Updated 5 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- FPGA☆153Updated 9 months ago
- ☆52Updated 2 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- 可运行☆33Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- ☆36Updated 4 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- ☆61Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆176Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- ☆229Updated last year
- This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…☆32Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆71Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆115Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆194Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago