19801201 / DOSLAMLinks
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆71Updated 9 months ago
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆37Updated 4 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆125Updated 3 years ago
- ☆34Updated 2 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆77Updated 3 years ago
- 文档编写☆13Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆100Updated 2 years ago
- 【2022集 创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- ISP☆12Updated last year
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆155Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆354Updated last year
- ☆62Updated 2 years ago
- FPGA☆158Updated last year
- image processing based FPGA☆113Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆246Updated last year