19801201 / DOSLAM
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆66Updated 2 months ago
Alternatives and similar repositories for DOSLAM:
Users that are interested in DOSLAM are comparing it to the libraries listed below
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- ☆38Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆139Updated last year
- ☆205Updated 9 months ago
- ☆50Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆132Updated 2 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆45Updated 9 months ago
- Implement Tiny YOLO v3 on ZYNQ☆270Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- some interesting demos for starters☆68Updated 2 years ago
- FPGA☆144Updated 7 months ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆115Updated 3 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆18Updated 3 years ago
- FPGA project☆203Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆25Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- Use Vitis AI to deploy yolov5 on ZCU104☆30Updated 3 weeks ago
- HLS_YOLOV3☆23Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆49Updated this week
- ☆59Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆175Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆194Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆73Updated 3 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆87Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆81Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year