19801201 / DOSLAM
An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆62Updated last week
Related projects ⓘ
Alternatives and complementary repositories for DOSLAM
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- ☆34Updated 3 years ago
- HLS_YOLOV3☆20Updated 10 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- ☆189Updated 7 months ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- some interesting demos for starters☆61Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆45Updated last year
- ☆93Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆20Updated 5 months ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆16Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆50Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆85Updated 11 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆37Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- 代码在这个库里 Code is here☆36Updated this week
- ☆57Updated 2 years ago
- ☆39Updated 5 years ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆36Updated 5 years ago