An High-Performance SLAM Hardware Accelerator Implementation for FPGA
☆71Nov 10, 2024Updated last year
Alternatives and similar repositories for DOSLAM
Users that are interested in DOSLAM are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆157Jan 29, 2024Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 3 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A tool to convert binary files to COE files 💫☆17Jan 17, 2026Updated last month
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- ☆21Feb 15, 2023Updated 3 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- ☆21Oct 26, 2022Updated 3 years ago
- Small Heterogeneous & AI Powered Computing SBC Based on V853☆22Nov 7, 2022Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated 2 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Aug 7, 2023Updated 2 years ago
- FPGA Hardware Implementation for SLAM☆79Nov 24, 2024Updated last year
- ☆40Mar 2, 2023Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆49Jan 23, 2026Updated last month
- ☆12Feb 15, 2024Updated 2 years ago
- ☆11Dec 24, 2019Updated 6 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ซอร์สโค้ดและไฟล์ต่างๆสำหรับหนังสือ "คู่มือเขียนแอพ Android ด้วย Android Studio"☆10Oct 4, 2015Updated 10 years ago
- The processingjs.org website☆29Jun 5, 2020Updated 5 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- ☆13Jan 5, 2022Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆171Jun 9, 2023Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆126Jan 20, 2025Updated last year
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago