0BAB1 / soc-tutorial-snippetsLinks
[BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.
☆68Updated 6 months ago
Alternatives and similar repositories for soc-tutorial-snippets
Users that are interested in soc-tutorial-snippets are comparing it to the libraries listed below
Sorting:
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆97Updated 7 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆153Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…☆319Updated last week
- ☆115Updated 2 years ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆283Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆461Updated this week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆128Updated 10 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆289Updated 7 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆151Updated 3 months ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆236Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆132Updated 3 months ago
- FPGA Design of a Neural Network for Color Detection☆82Updated 11 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆130Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆113Updated last year
- Verilog HDL files☆165Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆189Updated this week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Learn FPGA Programming, published by Packt☆202Updated last year
- It contains a curated list of awesome RISC-V Resources.☆289Updated 11 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆348Updated 2 months ago
- A simple implementation of a UART modem in Verilog.☆169Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆291Updated 5 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 8 months ago
- Verilog package manager written in Rust☆143Updated last year
- A Python package to use FPGA development tools programmatically.☆143Updated 9 months ago