0BAB1 / soc-tutorial-snippetsLinks
[BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.
☆69Updated 7 months ago
Alternatives and similar repositories for soc-tutorial-snippets
Users that are interested in soc-tutorial-snippets are comparing it to the libraries listed below
Sorting:
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆169Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆111Updated last week
- ☆118Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆131Updated 10 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- ☆375Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…☆354Updated 2 weeks ago
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆287Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆161Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆114Updated last year
- A Python package to use FPGA development tools programmatically.☆143Updated 10 months ago
- A simple implementation of a UART modem in Verilog.☆173Updated 4 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆276Updated this week
- Verilog HDL files☆171Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆153Updated 4 months ago
- SystemVerilog Tutorial☆191Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- https://caravel-user-project.readthedocs.io☆228Updated 11 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Updated this week
- A simple RISC V core for teaching☆201Updated 4 years ago
- FPGA exercise for beginners☆154Updated 3 weeks ago
- Learn FPGA Programming, published by Packt☆204Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆331Updated 2 months ago