yian521 / OpenC910_Modified
commit rtl and build cosim env
☆13Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for OpenC910_Modified
- ☆15Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ☆36Updated 2 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- ☆61Updated 2 months ago
- AXI Interconnect☆45Updated 3 years ago
- ☆51Updated 8 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- ☆33Updated 2 years ago
- ☆20Updated 5 years ago
- AXI总线连接器☆90Updated 4 years ago
- Generic AXI to AHB bridge☆15Updated 10 years ago
- ☆9Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- ☆33Updated 9 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- Some useful documents of Synopsys☆46Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- ☆25Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- ☆63Updated 2 years ago