aqjune / mlir-tvLinks
A translation validation framework for MLIR
☆83Updated 2 months ago
Alternatives and similar repositories for mlir-tv
Users that are interested in mlir-tv are comparing it to the libraries listed below
Sorting:
- A program synthesis framework for verified lifting applications☆52Updated last week
- Automatically generate a compiler using equality saturation☆29Updated last year
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- An awesome list of e-graph resources☆171Updated last week
- Website for CS 265☆28Updated 5 months ago
- ☆29Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 2 months ago
- Pono: A flexible and extensible SMT-based model checker☆102Updated 2 weeks ago
- A minimal development of SSA theory☆140Updated this week
- BTOR2 MLIR project☆25Updated last year
- A repository to test dialects defined dynamically.☆12Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 11 months ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆17Updated 2 years ago
- UB-aware interpreter for LLVM debugging☆28Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆111Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆26Updated 5 years ago
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆42Updated 5 years ago
- ☆40Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆72Updated this week
- Symbolic-execution-based verifier for the Viper intermediate verification language.☆105Updated this week
- ☆47Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆47Updated last week
- A verification tool for many memory models☆94Updated this week
- Public-facing course info for program analysis materials.☆41Updated 5 months ago
- A precise and scalable pointer analysis for LLVM, written in Ascent☆66Updated 3 months ago
- A minimal (really) out-of-tree MLIR example☆44Updated 2 weeks ago
- Embedded Universal DSL: a good DSL for us, by us☆37Updated this week