travisdowns / x86-loop-testLinks
ASM methods to test small loop performance on x86
☆13Updated 5 years ago
Alternatives and similar repositories for x86-loop-test
Users that are interested in x86-loop-test are comparing it to the libraries listed below
Sorting:
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- code for examining determinism of performance counters☆21Updated 4 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆99Updated last year
- immintrin_dbg.h is an include file, a wrapper around immintrin.h. It implements most of AVX, AVX2, AVX-512 vector intrinsics to enable so…☆56Updated 2 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 7 years ago
- AVX512 population count routines☆22Updated 5 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Updated 2 years ago
- ☆30Updated 3 years ago
- ☆16Updated 6 years ago
- InstLatX64_Demo☆43Updated 2 weeks ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆59Updated last year
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- CERE: Codelet Extractor and REplayer☆40Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 5 years ago
- ☆38Updated 5 months ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- XML representation of the x86 instruction set☆28Updated 3 weeks ago
- library which simplifies host-GPU data transfer using userspace pagefault handling☆15Updated 12 years ago
- ☆35Updated 7 years ago
- reverse engineering branch predictors☆17Updated 9 years ago
- Interleaving bits from two sources using SIMD instructions.☆14Updated 7 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 6 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated last week
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆24Updated 7 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Updated 9 years ago
- Benchmark for memory store throughput☆23Updated 3 years ago
- Programatically obtain information about the pages backing a given memory region☆77Updated 3 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 4 months ago