Alternatives and similar repositories for ZedBoard-BareMetal-Examples

Users that are interested in ZedBoard-BareMetal-Examples are comparing it to the libraries listed below

• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆61Updated last week
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆51Updated 9 months ago
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆114Updated last month
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆72Updated 3 years ago
• jxwleong / jtag-boundary-scan
  Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…
  ☆43Updated 2 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆79Updated 6 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆73Updated 9 years ago
• Digilent / Arty-A7-35-XADC
  ☆19Updated 5 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆69Updated 7 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆71Updated 8 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 6 years ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆125Updated 2 years ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆152Updated this week
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 5 years ago
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆112Updated last year
• foss-for-synopsys-dwc-arc-processors / toolchain
  Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…
  ☆103Updated last month
• polarfire-soc / meta-polarfire-soc-yocto-bsp
  This repository is no longer maintained and will be archived, please see https://github.com/linux4microchip/meta-mchp
  ☆58Updated 4 months ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆169Updated last year
• polarfire-soc / hart-software-services
  PolarFire SoC hart software services
  ☆48Updated 3 months ago
• bggardner / can-lite-vhdl
  A lightweight Controller Area Network (CAN) controller in VHDL
  ☆30Updated last year
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆63Updated 8 months ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• xupsh / Amp-zynq
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆22Updated 10 years ago
• fjullien / migen_litex_tutorials
  ☆117Updated 2 years ago
• sergachev / litex-template
  Template project for LiteX-based SoCs
  ☆20Updated 2 weeks ago
• Xilinx / arm-trusted-firmware
  ARM Trusted Firmware
  ☆34Updated last month
• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆27Updated 3 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated last year
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆36Updated 5 years ago