Alternatives and similar repositories for ZedBoard-BareMetal-Examples

Users that are interested in ZedBoard-BareMetal-Examples are comparing it to the libraries listed below

• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆50Updated 5 months ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆77Updated 6 years ago
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆108Updated 2 weeks ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆74Updated 9 years ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆148Updated this week
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆74Updated 9 months ago
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆57Updated 3 weeks ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• fjullien / jtag_vpi
  TCP/IP controlled VPI JTAG Interface.
  ☆67Updated 7 months ago
• mageec / beebs
  A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions
  ☆68Updated 2 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆69Updated 2 years ago
• foss-for-synopsys-dwc-arc-processors / toolchain
  Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…
  ☆102Updated 2 months ago
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆115Updated 3 years ago
• nakane1chome / modern-cxx-riscv
  Baremetal RISC-V examples with modern C++
  ☆19Updated 2 months ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆124Updated 2 years ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago
• sergachev / spi_mem_programmer
  Small (Q)SPI flash memory programmer in Verilog
  ☆64Updated 2 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 4 years ago
• open-design / riscv-soc-cores
  ☆38Updated 4 years ago
• fjullien / migen_litex_tutorials
  ☆111Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆87Updated last month
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆166Updated 2 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 3 years ago
• robseb / HPS2FPGAmapping
  SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cycl…
  ☆38Updated 4 years ago
• dehre / stm32f3-tiny-rtos
  A Tiny RTOS Simply Explained
  ☆34Updated 3 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆119Updated 2 years ago
• jxwleong / jtag-boundary-scan
  Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…
  ☆39Updated 2 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated 5 months ago