Alternatives and similar repositories for ZedBoard-BareMetal-Examples:

Users that are interested in ZedBoard-BareMetal-Examples are comparing it to the libraries listed below

• jxwleong / jtag-boundary-scan
  Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…
  ☆36Updated last year
• polarfire-soc / polarfire-soc-documentation
  PolarFire SoC Documentation
  ☆53Updated last week
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 3 weeks ago
• sergachev / litex-template
  Template project for LiteX-based SoCs
  ☆19Updated 8 months ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆21Updated 5 years ago
• AlSaqr-platform / he-soc
  ☆31Updated last week
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆20Updated last year
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆62Updated 7 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆36Updated 2 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆27Updated 6 months ago
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆35Updated 6 years ago
• nakane1chome / modern-cxx-riscv
  Baremetal RISC-V examples with modern C++
  ☆19Updated 2 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 9 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆35Updated 4 years ago
• 32bitmicro / newlib-nano-2
  ☆32Updated 11 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated 3 weeks ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆38Updated 3 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated last month
• Xilinx / bootgen
  bootgen source code
  ☆41Updated 4 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• iDoka / mastering-fpgasic-book
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 4 years ago
• fractalclone / zephyr-riscv
  Zephyr port to riscv architecture
  ☆24Updated 7 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆23Updated 3 years ago
• makestuff / altera-pcie
  Simple framework for building PCIe-based solutions for Altera FPGAs
  ☆47Updated 5 years ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆120Updated 2 years ago