Wren6991 / OpenDAP
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for OpenDAP
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- ☆22Updated 2 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆27Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- Orbcode support library for ARM Cortex-M trace components☆11Updated 9 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Small footprint and configurable SPI core☆39Updated this week
- Yet Another Debug Transport☆20Updated 2 years ago
- Point-and click access to MCU peripheral registers☆22Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 7 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆59Updated last year
- Development board for Lattice Crosslink-NX 72QFN☆27Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆82Updated this week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated last month
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- sump3 logic analyzer☆16Updated 7 months ago
- LiteX based FPGA gateware for Thunderscope.☆22Updated 9 months ago
- ☆43Updated 7 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆12Updated 6 months ago
- Decode SVD files to talk to microcontrollers through a debug probe.☆17Updated 9 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Chisel Examples for the iCESugar FPGA Board☆11Updated 3 years ago
- ☆63Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month