world-of-open-source / WoS-Events

Related projects ⓘ

Alternatives and complementary repositories for WoS-Events

• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆39Updated 4 years ago
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆22Updated 4 years ago
• Caskman / MIPS-Processor-in-Verilog
  Processor repo
  ☆47Updated 10 years ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆24Updated 5 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆597Updated 3 weeks ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆304Updated 2 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆35Updated 5 years ago
• pengwubj / hw_interview_questions
  A collection of commonly asked RTL design interview questions
  ☆21Updated 7 years ago
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆155Updated this week
• SinghCoder / Icarus_Verilog
  This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
  ☆51Updated 2 years ago
• vortexgpgpu / vortex_tutorials
  ☆141Updated last week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,804Updated this week
• mahendraVamshi / riscv-application-profiler
  The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…
  ☆30Updated 11 months ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆98Updated 2 years ago
• open-logic / open-logic
  Open Logic HDL Standard Library
  ☆345Updated last week
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆219Updated this week
• ChampSim / ChampSim
  ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …
  ☆520Updated this week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,386Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆349Updated 2 weeks ago
• muhammadaldacher / Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC
  This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …
  ☆21Updated 5 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆232Updated 3 weeks ago
• hughbyrne10 / 100daysofRTL
  100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…
  ☆25Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆522Updated this week
• booksim / booksim2
  BookSim 2.0
  ☆275Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated last week
• shobro / ACLA
  Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
  ☆12Updated 2 years ago
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆29Updated last year
• Xilinx / XilinxBoardStore
  ☆255Updated 2 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆217Updated 5 months ago