571工程纪要
☆17Jan 1, 2018Updated 8 years ago
Alternatives and similar repositories for 571project
Users that are interested in 571project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- ☆12May 31, 2016Updated 9 years ago
- Image Tokenizer Needs Post-Training☆24Oct 4, 2025Updated 7 months ago
- ☆17Nov 25, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆13Sep 2, 2023Updated 2 years ago
- Tool-use Robotic Benchmark built with Drake Simulation☆29Jul 9, 2024Updated last year
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 基于乐鑫 ESP32/ESP32-S2/S3 开发的小型无人机解决方案、基于北京理工大学自动化学院OLDX多旋翼开发平台（OLDX-FC）、基于正点原子ATK-F405☆22Apr 22, 2023Updated 3 years ago
- 仿生扑翼机☆12Sep 23, 2020Updated 5 years ago
- Ornithopter flap by 2 Servos☆26Apr 14, 2026Updated 3 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- PaperBot: Learning to Design Real-World Tools Using Paper☆13Mar 15, 2024Updated 2 years ago
- 2017年RoboMaster大赛无人机自动降落与基地识别打击☆11Jul 29, 2018Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆15May 10, 2019Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- official code of Efficient Depth-Guided Urban View Synthesis☆14Dec 24, 2024Updated last year
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 一个小型操作系统的学习与实现☆10Feb 18, 2021Updated 5 years ago
- 智能车开源代码收集☆99Jul 22, 2018Updated 7 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago