Fraunhofer-AISEC / archieLinks
ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and data faults in RAM, flash, and processor registers.
☆32Updated last week
Alternatives and similar repositories for archie
Users that are interested in archie are comparing it to the libraries listed below
Sorting:
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 9 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 2 months ago
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆82Updated 2 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 4 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 7 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆31Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Updated 8 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆58Updated last month
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- ☆87Updated 2 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆15Updated 3 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- Revizor - Hardware fuzzing for the age of speculation☆176Updated this week
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆64Updated last year
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆15Updated last month
- ☆100Updated last year
- A microarchitectural leakage detection framework using dynamic instrumentation.☆80Updated last month
- ☆30Updated last year
- Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)☆34Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 6 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆41Updated 3 years ago
- ☆47Updated 7 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆23Updated 3 years ago