This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projects showcase the complete ASIC design flow — from RTL design to GDSII layout — using industry-grade tools like Cadence Genus, Innovus, and Virtuoso.
☆13Jul 12, 2025Updated last year
Alternatives and similar repositories for VLSI-design-projects
Users that are interested in VLSI-design-projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- Schematic, Layout Design & Simulation in 180nm Technology☆24Nov 21, 2020Updated 5 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆51Jul 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- "Algorithms are not arbiters of objective truth and fairness simply because they're math." ― Zoe Quinn☆10Apr 29, 2020Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- TA Ship work and Various other Projects done using LTSpice for the fulfilment of Analog Electronics Course at BITS Pilani.☆12Apr 29, 2021Updated 5 years ago
- MS5803-14BA water pressure/depth sensor available from SparkFun Electronics.☆14Jun 12, 2019Updated 7 years ago
- Download YouTube videos and audio with ease (support playlists). Easy to use GUI for yt-dlp written in Qt C++.☆11Feb 6, 2025Updated last year
- Design and implementation of a complete ARM based CPU.☆16Apr 19, 2018Updated 8 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆14Aug 7, 2024Updated 2 years ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆14Jan 28, 2024Updated 2 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- Algorithm to simulate tomasulo algorithm. The algorithm shows step by step output.☆11Jul 20, 2019Updated 7 years ago
- Simulation projects on VLSI design.☆21Apr 6, 2021Updated 5 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- ☆15Nov 26, 2025Updated 11 months ago
- ☆22Oct 20, 2025Updated last year
- A repository containing my research papers and code samples from the summer of 2020 during my research opportunity at UT Arlington.☆18Apr 22, 2022Updated 4 years ago
- A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …☆17Apr 22, 2017Updated 9 years ago