vickyiii / WinterCamp-2023-AIELinks
☆2Updated 2 years ago
Alternatives and similar repositories for WinterCamp-2023-AIE
Users that are interested in WinterCamp-2023-AIE are comparing it to the libraries listed below
Sorting:
- ☆32Updated last week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆35Updated 6 months ago
- ☆13Updated last year
- ☆26Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆53Updated 2 months ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆23Updated 9 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆12Updated last month
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 6 months ago
- ☆25Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆30Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆12Updated 10 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆19Updated 2 years ago
- ☆41Updated 4 months ago
- ☆29Updated 7 months ago