uclid-org / uclid
UCLID5: formal modeling, verification, and synthesis of computational systems
☆138Updated last month
Alternatives and similar repositories for uclid:
Users that are interested in uclid are comparing it to the libraries listed below
- Pono: A flexible and extensible SMT-based model checker☆90Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- Reads a state transition system and performs property checking☆76Updated 3 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- rmem public repo☆41Updated 6 months ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆341Updated 5 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆111Updated last year
- A verification tool for many memory models☆84Updated this week
- The opensmt solver☆79Updated this week
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆238Updated 2 weeks ago
- Sail architecture definition language☆680Updated this week
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- CHERI-RISC-V model written in Sail☆57Updated 2 weeks ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 7 months ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆120Updated this week
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- ☆51Updated 8 years ago
- Recent papers related to hardware formal verification.☆64Updated last year
- ☆86Updated 2 years ago