uclid-org / uclid
UCLID5: formal modeling, verification, and synthesis of computational systems
☆139Updated this week
Alternatives and similar repositories for uclid:
Users that are interested in uclid are comparing it to the libraries listed below
- Pono: A flexible and extensible SMT-based model checker☆95Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆151Updated 6 months ago
- MonoSAT - An SMT solver for Monotonic Theories☆111Updated last week
- Reads a state transition system and performs property checking☆77Updated last month
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆342Updated 7 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- A verification tool for many memory models☆85Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- rmem public repo☆41Updated last week
- The Yices SMT Solver☆393Updated 2 months ago
- RISC-V Specification in Coq☆111Updated 2 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 8 months ago
- The opensmt solver☆82Updated this week
- ☆88Updated 2 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Sail architecture definition language☆696Updated this week
- Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…☆244Updated last week
- CHERI-RISC-V model written in Sail☆58Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆77Updated last month
- A model checker for infinite-state systems.☆74Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆142Updated 8 months ago
- Definition of the Viper intermediate verification language.☆83Updated last week
- A translation validation framework for MLIR☆81Updated last week
- ☆51Updated 9 years ago
- Verilog development and verification project for HOL4☆25Updated 4 months ago