yashbhalgat / Multicycle-RISC-Processor
Verilog implementation of 16-bit multi-cycle RISC15 processor design
☆15Updated 8 years ago
Related projects: ⓘ
- Verilog code for a circuit implementation of Radix-2 FFT☆22Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆149Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 7 years ago
- Implementation of CNN using Verilog☆177Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 5 years ago
- An overview of TL-Verilog resources and projects☆69Updated 6 months ago
- Fixed Point Math Library for Verilog☆117Updated 10 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆109Updated 4 years ago
- Single Cycle RISC MIPS Processor☆28Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆191Updated last month
- Small-scale Tensor Processing Unit built on an FPGA☆117Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆259Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆88Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆46Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆68Updated 10 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆96Updated 4 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆54Updated 3 years ago
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆131Updated last month
- IEEE Executive project for the year 2021-2022☆8Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆149Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆24Updated 9 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆199Updated 5 years ago
- IC implementation of TPU☆84Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆65Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆20Updated 2 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆290Updated 2 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆385Updated 4 years ago