Alternatives and similar repositories for simple_cache_sim

Users that are interested in simple_cache_sim are comparing it to the libraries listed below

• CoffeeBeforeArch / cache_simulator
  A simple trace-based cache simulator
  ☆13Updated 4 months ago
• seifhelal / Cache-Simulator
  A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…
  ☆19Updated 7 years ago
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆29Updated last year
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆14Updated 2 years ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆72Updated 2 years ago
• ys1998 / spsim
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Updated 6 years ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• umd-memsys / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆12Updated 5 years ago
• eisl-nctu / falco
  A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
  ☆16Updated 3 years ago
• GeekAlexis / superscalar-mips
  A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
  ☆11Updated 5 years ago
• EECS150 / fpga_project_skeleton_fa22
  ☆15Updated 9 months ago
• arm-university / System-on-Chip-Design-with-Arm-Cortex-M-Processors
  A reference book on System-on-Chip Design
  ☆27Updated last year
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆89Updated 6 years ago
• ucb-eecs251b / sp22-labs
  Contains all labs for EECS 251B for spring 2022
  ☆11Updated 3 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 6 years ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆35Updated 3 years ago
• greati / processor_risc
  A simple processor implemented in SystemC
  ☆25Updated 8 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 3 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆92Updated last month
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆39Updated 2 years ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆15Updated this week
• synxlin / branch-predictor-simulator
  A C version of Branch Predictor Simulator
  ☆18Updated 10 months ago
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆29Updated 4 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆21Updated 3 years ago
• jieltan / OpenCompArchCourse
  ☆21Updated 4 years ago
• CoffeeBeforeArch / spring_2020_tutorial
  "Hardware, Software, and Compilers! Oh My!" tutorial files
  ☆16Updated 5 years ago
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆35Updated 4 months ago
• fpgaemu / fpgaemu
  Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…
  ☆47Updated 3 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated 10 months ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆71Updated 8 months ago