Alternatives and similar repositories for riscv-sim

Users that are interested in riscv-sim are comparing it to the libraries listed below

• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆193Updated last week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆216Updated last week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆293Updated 3 weeks ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆148Updated this week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆96Updated 4 months ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆250Updated 7 months ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆176Updated 2 weeks ago
• tenstorrent / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆11Updated 7 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆47Updated last year
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆112Updated 3 months ago
• kiwih / qtcore-C1
  ☆45Updated 2 years ago
• ATaylorCEngFIET / introduction_to_vivado
  ☆20Updated 2 years ago
• CMU-SAFARI / DRAM-Bender
  DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…
  ☆91Updated 3 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆406Updated this week
• pphilippos / simodense
  Simodense: a RISC-V softcore for custom SIMD instructions
  ☆16Updated 3 months ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆88Updated 3 years ago
• Weiyet / RTLStructLib
  RTL data structure
  ☆52Updated 3 weeks ago
• riadhbenabdelhamid / BRISKI
  BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …
  ☆26Updated this week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆110Updated last month
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆117Updated last week
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆93Updated 6 months ago
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆129Updated this week
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆213Updated 6 months ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆72Updated last year
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆41Updated 7 months ago
• ferrandi / PandA-bambu
  PandA-bambu public repository
  ☆278Updated this week
• beehive-lab / FastPath_MP
  FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD
  ☆36Updated 4 years ago
• UCLA-VAST / RapidStream
  [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
  ☆127Updated 2 years ago