ucb-bar / autophaseLinks
☆34Updated 4 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- ☆17Updated 4 months ago
- EQueue Dialect☆41Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Using e-graphs for logic synthesis☆30Updated this week
- ☆18Updated 2 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆97Updated 3 years ago
- ☆24Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆127Updated 9 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 4 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆19Updated 2 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- ☆24Updated 10 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- ☆60Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆13Updated 2 years ago