ucb-bar / autophaseLinks
☆35Updated 4 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆17Updated 5 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆129Updated 9 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Using e-graphs for logic synthesis☆30Updated last week
- ☆18Updated 3 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆13Updated 2 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆97Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆24Updated 5 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆58Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆60Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- ☆14Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 4 years ago
- ☆40Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆59Updated 6 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 10 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆14Updated 2 months ago