ucb-bar / autophaseLinks
☆33Updated 3 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆18Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- CGRA Compilation Framework☆84Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- ☆15Updated 8 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 9 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆102Updated 9 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- ☆92Updated last year
- ☆58Updated 2 years ago
- ☆24Updated 4 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆53Updated last year
- ☆14Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 4 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 8 months ago
- ☆25Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 2 months ago