ucb-bar / autophaseLinks
☆31Updated 3 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆40Updated 3 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆100Updated 9 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆52Updated last year
- ☆14Updated 8 months ago
- ☆24Updated 4 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆18Updated last month
- ☆15Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 9 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 8 months ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆94Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- CGRA Compilation Framework☆85Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 4 months ago
- ☆20Updated 5 months ago
- ☆92Updated last year
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year