ucb-bar / autophaseLinks
☆33Updated 3 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆16Updated last month
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- ☆18Updated 3 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆109Updated 9 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 5 months ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year
- ☆93Updated last year
- ☆24Updated 4 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆55Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 4 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆25Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆58Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- ☆14Updated 2 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆96Updated 2 years ago