ucb-bar / autophaseLinks
☆33Updated 3 years ago
Alternatives and similar repositories for autophase
Users that are interested in autophase are comparing it to the libraries listed below
Sorting:
- ☆17Updated last month
- Using e-graphs for logic synthesis☆24Updated last month
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆17Updated 3 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆22Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- EQueue Dialect☆41Updated 3 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆123Updated 9 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- ☆23Updated 9 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆60Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆24Updated 5 years ago
- ☆13Updated 2 years ago
- ☆17Updated 8 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆19Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆14Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆107Updated last year
- DATuner Repository☆17Updated 7 years ago