jeremybennett / verilator

Related projects: ⓘ

• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• VectorBlox / mxp
  ☆29Updated this week
• malkadi / FGPU
  FGPU is a soft GPU architecture general purpose computing
  ☆53Updated 3 years ago
• rbkettlewell / trollstigen-fpga
  Open source fpga project leveraging vtr CAD flow.
  ☆26Updated last year
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 4 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆30Updated 9 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆62Updated last year
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 7 years ago
• socrocket / core
  SoCRocket - Core Repository
  ☆32Updated 7 years ago
• GreenSocs / greenlib
  ☆19Updated this week
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆33Updated 8 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆92Updated 5 years ago
• ripopov / gdb_systemc_trace
  gdb python scripts for SystemC design introspection and tracing
  ☆29Updated 5 years ago
• amiq-consulting / fc4sc
  A header only C++11 library for functional coverage
  ☆36Updated last year
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆74Updated 3 weeks ago
• aeste / aemb
  Multi-threaded 32-bit embedded core family.
  ☆23Updated 12 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆118Updated 10 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• CTSRD-CHERI / axe
  Consistency checker for memory subsystem traces
  ☆11Updated 7 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 6 years ago
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆72Updated 5 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• TUM-LIS / lisnoc
  LIS Network-on-Chip Implementation
  ☆28Updated 8 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• yansyaf / cmake-verilog-vhdl-fpga-template
  CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target
  ☆20Updated last year
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆35Updated 10 months ago
• andrewsil1 / NexysPsram
  AXI PSRAM Controller IP for use with Digilent Nexys 4
  ☆10Updated 2 years ago