jeremybennett / verilatorLinks
A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.
☆18Updated 10 years ago
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below
Sorting:
- Documentation for the BOOM processor☆47Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆64Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- gdb python scripts for SystemC design introspection and tracing☆33Updated 6 years ago
- New release of the systemc libraries☆123Updated 13 years ago
- Visual Simulation of Register Transfer Logic☆101Updated 2 weeks ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆84Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 3 weeks ago
- Algorithmic C Math Library☆65Updated 3 months ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago