Alternatives and similar repositories for coherence

Users that are interested in coherence are comparing it to the libraries listed below

• melver / cmurphi
  CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi
  ☆11Updated 9 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 3 years ago
• Errare-humanum-est / ProtoGen
  Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…
  ☆16Updated 3 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 8 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• Entropy-xcy / sns
  ☆17Updated 2 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• Errare-humanum-est / HeteroGen
  We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …
  ☆19Updated 3 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆11Updated 3 years ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆12Updated 11 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• gpt4rtl / AutoSVA2
  ☆15Updated last year
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆23Updated 4 months ago
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 3 years ago
• mariobadr / statistical-simulation
  Multiple approaches to statistical simulation for computer architects
  ☆15Updated 5 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• jkadlec / gem5-l3-mesif
  MESIF cache coherency protocol for the GEM5 simulator
  ☆14Updated 9 years ago
• iscas-tis / CHA
  ☆19Updated 10 months ago
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆21Updated last month
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• CMU-SAFARI / Pythia-HDL
  Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …
  ☆13Updated 3 years ago
• Arteris-IP / tlm2-interfaces
  contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols
  ☆55Updated last month
• yaohsiaopid / rtl2uspec
  ☆11Updated last year