swadeykgp / DietCNNLinks
☆10Updated 2 years ago
Alternatives and similar repositories for DietCNN
Users that are interested in DietCNN are comparing it to the libraries listed below
Sorting:
- ☆10Updated last year
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- ☆10Updated 9 months ago
- Static Block Floating Point Quantization for CNN☆34Updated 4 years ago
- ☆21Updated 2 years ago
- ☆28Updated 5 months ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆17Updated 5 years ago
- ☆20Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆19Updated 4 years ago
- ☆17Updated 2 years ago
- ☆25Updated 2 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- ☆20Updated 6 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆23Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- 2020 xilinx summer school☆17Updated 5 years ago
- Neural Network Quantization With Fractional Bit-widths☆12Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆20Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year