stnolting / wb_spi_bridgeLinks
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆22Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Nitro USB FPGA core☆87Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Virtual Development Board☆61Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- ☆70Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A modern schematic entry and simulation program☆72Updated 2 weeks ago
- ☆42Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆25Updated this week
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 3 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated this week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago