stnolting / wb_spi_bridge
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆21Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge:
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
- PMOD boards for ULX3S☆42Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated last week
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Virtual development board for HDL design☆41Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- PicoRV☆44Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- USB virtual model in C++ for Verilog☆29Updated 5 months ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month