stnolting / wb_spi_bridgeLinks
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆22Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Nitro USB FPGA core☆87Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- ☆70Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆68Updated this week
- FPGA Odysseus with ULX3S☆67Updated last year
- A modern schematic entry and simulation program☆72Updated last week
- Virtual Development Board☆60Updated 3 years ago
- ☆41Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago