stnolting / wb_spi_bridge
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆21Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge:
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- PMOD boards for ULX3S☆42Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- A padring generator for ASICs☆24Updated last year
- Virtual development board for HDL design☆40Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Library of reusable VHDL components☆26Updated 10 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- PicoRV☆44Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆45Updated 2 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Nix flake for openXC7☆30Updated 2 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 9 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- USB virtual model in C++ for Verilog☆29Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago