stnolting / wb_spi_bridge
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆21Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for wb_spi_bridge
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- PMOD boards for ULX3S☆40Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- A configurable USB 2.0 device core☆30Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- A padring generator for ASICs☆22Updated last year
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- PicoRV☆43Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆27Updated 4 months ago
- sample VCD files☆36Updated 9 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago