stnolting / wb_spi_bridgeLinks
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆21Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- Virtual development board for HDL design☆42Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Nitro USB FPGA core☆87Updated last year
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PMOD boards for ULX3S☆45Updated last year
- ☆70Updated 11 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- Library of reusable VHDL components☆28Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆67Updated 10 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- ☆41Updated 5 years ago
- FPGA Odysseus with ULX3S☆66Updated last year