stnolting / wb_spi_bridgeLinks
π A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
β21Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL designβ42Updated 2 years ago
- π₯ Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.β29Updated 2 years ago
- PMOD boards for ULX3Sβ43Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 supportβ28Updated 10 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boardsβ44Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.β21Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentationβ21Updated last week
- CologneChip GateMate FPGA Module: GMM-7550β22Updated this week
- Specification of the Wishbone SoC Interconnect Architectureβ45Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.β25Updated last year
- sump3 logic analyzerβ19Updated last month
- Using VexRiscv without installing Scalaβ38Updated 3 years ago
- User-friendly explanation of Yosys optionsβ113Updated 3 years ago
- β12Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrationsβ64Updated last week
- RISC-V Processor written in Amaranth HDLβ37Updated 3 years ago
- an inverter drawn in magic with makefile to simulateβ26Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ30Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGAβ34Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040β29Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the β¦β51Updated last week
- A configurable USB 2.0 device coreβ31Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devicesβ47Updated last week
- Open source Logic Analyzer based on LiteX SoCβ25Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interfaceβ32Updated 3 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specificaβ¦β39Updated 4 years ago
- LiteX project for the ButterStick bootloaderβ14Updated 2 years ago
- My pergola FPGA projectsβ30Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memoryβ13Updated 6 years ago
- Use ECP5 JTAG port to interact with user designβ28Updated 3 years ago