stnolting / wb_spi_bridgeLinks
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆23Updated 4 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Nitro USB FPGA core☆85Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆51Updated 3 weeks ago
- ☆71Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆50Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Library of reusable VHDL components☆28Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- sample VCD files☆39Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Virtual Development Board☆64Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- ☆42Updated 5 years ago