stnolting / wb_spi_bridgeLinks
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆22Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆56Updated last month
- Nitro USB FPGA core☆86Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆42Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- I want to learn [n]Migen.☆42Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 3 weeks ago
- FPGA Odysseus with ULX3S☆68Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- ☆44Updated 7 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆51Updated 5 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago