stnolting / wb_spi_bridge
🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
☆21Updated 3 years ago
Alternatives and similar repositories for wb_spi_bridge:
Users that are interested in wb_spi_bridge are comparing it to the libraries listed below
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Virtual development board for HDL design☆41Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- sample VCD files☆37Updated last year
- ☆22Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- PMOD boards for ULX3S☆43Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Library of reusable VHDL components☆28Updated last year
- Industry standard I/O for nMigen☆12Updated 5 years ago