scutdig / Digiblock
☆21Updated last year
Alternatives and similar repositories for Digiblock:
Users that are interested in Digiblock are comparing it to the libraries listed below
- ☆18Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- 使用 VSCode 舒适地开发 Verilog☆29Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆46Updated 7 months ago
- ☆60Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Labs to learn SpinalHDL☆146Updated 7 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆152Updated last year
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- ☆36Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆17Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- ☆23Updated 2 years ago
- Synopsys License patcher☆30Updated 5 months ago
- There is segmentation fault of VCS which should be fixed.☆30Updated last year
- Nuclei Board Labs☆56Updated last year
- A simple 5-stage Pipeline RISC-V core☆17Updated 3 years ago
- 国产VU13P加速卡资料☆61Updated last month
- 8051 core☆103Updated 10 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆170Updated 5 years ago
- commit rtl and build cosim env☆14Updated last year
- ☆20Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year