EDA claws for analog/digital circuits and device design
☆57Nov 8, 2026Updated this week
Alternatives and similar repositories for EDACraft
Users that are interested in EDACraft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contests☆20Jul 28, 2026Updated 3 months ago
- ☆12Dec 11, 2023Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- SDK with Dev Board to demonstrate a Skill-to-Earn(S2E) Architecture @ Chip Design.☆24Updated this week
- ☆37Nov 27, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Sep 14, 2020Updated 6 years ago
- FICS服务器集群使用指南☆15Updated this week
- ☆11Feb 14, 2020Updated 6 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- CV32E40X Design-Verification environment☆19Updated this week
- ☆12Oct 24, 2026Updated 3 weeks ago
- ☆18Nov 9, 2022Updated 4 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆19May 22, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Certify Model Checking Witnesses in AIGER☆14Nov 5, 2026Updated last week
- Full VSCode language support for Synopsys Sentaurus TCAD — syntax highlighting, semantic analysis, code navigation, and intelligent editi…☆18Jun 17, 2026Updated 4 months ago
- A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice☆13Jan 4, 2025Updated last year
- ☆13Nov 7, 2026Updated last week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- BigBird: A Beginner-Friendly RV32I CPU Tutorial.The really zero-to-cpu☆23Aug 17, 2026Updated 2 months ago
- ☆24May 14, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 4 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆19Sep 22, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆75May 31, 2015Updated 11 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆16Aug 14, 2025Updated last year
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- ☆12Nov 6, 2026Updated last week
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- QSDevsim☆15Sep 7, 2026Updated 2 months ago
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 7 months ago
- Hardware Architecture for 30fps Full-HD Guided Image Filter☆12Jul 20, 2019Updated 7 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆43Aug 15, 2025Updated last year
- LLM designed inference engine hardware for smollm2 - SMOLM-32☆13Mar 6, 2026Updated 8 months ago
- ☆57Jun 29, 2024Updated 2 years ago
Are these results useful?