EDA claws for analog/digital circuits and device design
☆54Sep 26, 2026Updated last week
Alternatives and similar repositories for EDACraft
Users that are interested in EDACraft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- ☆12Dec 11, 2023Updated 2 years ago
- ☆37Nov 27, 2023Updated 2 years ago
- SDK with Dev Board to demonstrate a Skill-to-Earn(S2E) Architecture @ Chip Design.☆24Jun 8, 2026Updated 3 months ago
- ☆16Jun 30, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆18May 22, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- ☆24May 14, 2025Updated last year
- ☆23Mar 12, 2026Updated 6 months ago
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆17Feb 8, 2025Updated last year
- Vivado HLS study notes, courses, documents.☆13Dec 7, 2019Updated 6 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆18Sep 22, 2026Updated last week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated 3 weeks ago
- QSDevsim☆15Sep 7, 2026Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- ☆17Nov 21, 2016Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 5 months ago
- Codes of the paper Deformable Butterfly: A Highly Structured and Sparse Linear Transform.☆16Nov 1, 2021Updated 4 years ago
- An Automatic Synthesis Tool for PIM-based CNN Accelerators.☆17Feb 29, 2024Updated 2 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- Aztec code generator in Python☆12Apr 12, 2026Updated 5 months ago
- ☆58Jun 29, 2024Updated 2 years ago
- Agent Teams☆19Feb 12, 2026Updated 7 months ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆112Jul 29, 2025Updated last year
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- A BDD-based Quantum Circuit Equivalence Checker☆15Jun 29, 2026Updated 3 months ago
- VLSI placement and routing tool☆16Dec 20, 2025Updated 9 months ago
- Gaussian Process and Uncertainty Quantification Summer School 2018☆31Dec 15, 2022Updated 3 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Sep 23, 2026Updated last week
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 7 months ago