RuochenDai78 / EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGAView on GitHub
In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which has a better quality. Thus, three different routing methods are proposed and developed , software automatic routing design, 1D and 2D hard-macro array design. And the quality factors including uniqueness, reliabi…
☆12Jul 4, 2020Updated 6 years ago
Alternatives and similar repositories for EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA
Users that are interested in EEE5716_Intro_to_hardware_securityRing-Oscillator-PUF-design-and-optimization-for-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ring Oscillator Physically Unclonable Funtion☆28Sep 9, 2021Updated 5 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆12Mar 17, 2023Updated 3 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python Code and Dataset for different PUFs☆20Mar 11, 2026Updated 7 months ago
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- Cryptographic Key Generation from PUF Data☆23Oct 29, 2019Updated 7 years ago
- This repository is created for conducting RISC-V 5-day workshops☆25Jul 29, 2020Updated 6 years ago
- Deep Neural Network with back propagation implemented in Verilog.☆10Jan 15, 2019Updated 7 years ago
- A repository for a Deep Q-Learning approach to intrusion detection for networks cyber-attacks.☆10Sep 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Oct 10, 2020Updated 6 years ago
- Framework to control Oscilloscopes, SMUs, Function Generators and DC Powersupplies via Ethernet.☆11Sep 25, 2023Updated 3 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 6 years ago
- Cryptanalysis of Physically Unclonable Functions☆94Jun 29, 2024Updated 2 years ago
- 基于Zynq UltraScale+ MPSoC的AprilTag算法移植与加速☆13Nov 18, 2023Updated 2 years ago
- 知识图谱推理 复现论文 https://arxiv.org/pdf/2010.04029.pdf☆11Oct 26, 2022Updated 4 years ago
- 知识表示和推理项目，收集知识表示和推理算法，部分算法给出了应用案例。☆13Apr 26, 2022Updated 4 years ago
- ☆12Aug 5, 2023Updated 3 years ago
- I took on a challenge to build 31 mini-projects using Python. These projects included a variety of applications and features, such as a h…☆11Jan 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- 基于Pyside6开发的数据处理工具兼上位机工具，读取CSV数据作图，实时数据曲线图，OTA升级，串口通信调试。☆15May 30, 2023Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆22May 4, 2023Updated 3 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆107Oct 21, 2025Updated last year
- ☆22Apr 26, 2026Updated 6 months ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆28Jul 21, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆21Jul 12, 2019Updated 7 years ago
- STM32WL SOC LoRa / LoRaWAN development board with JTAG debugger and sensors for light, temperature, humidity, pressure, 3-axis digital ma…☆20Oct 12, 2026Updated 3 weeks ago
- An implementation of the SRP protocol as per RFC5054 for ESP32 and ESP-IDF☆10Nov 28, 2023Updated 2 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
Are these results useful?