sashimi-yzh / educational-materials

Related projects: ⓘ

• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆23Updated last year
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆26Updated 11 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆95Updated 2 months ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆27Updated 5 months ago
• OpenXiangShan / GEM5
  ☆54Updated last week
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆44Updated 9 months ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆10Updated 5 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆32Updated 5 years ago
• NJU-ProjectN / navy-apps
  ☆12Updated 2 weeks ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆58Updated this week
• adamgallas / MIT_Bluespec_RISCV_Tutorial
  ☆18Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 months ago
• wshenyi / EECS-470-FinalProject
  A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.
  ☆9Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 6 months ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆46Updated 3 years ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆97Updated 2 months ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 3 years ago
• 61c-teach / sp22-lab-starter
  ☆14Updated 2 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆41Updated 4 years ago
• sunshaoce / rvcc-course
  ☆78Updated 5 months ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 2 months ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆120Updated 2 months ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆36Updated 2 years ago
• OSCPU / yosys-sta
  ☆40Updated 2 months ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆25Updated 4 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆39Updated 2 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆112Updated 4 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆81Updated 9 months ago