Alternatives and similar repositories for training:

Users that are interested in training are comparing it to the libraries listed below

• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆36Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆146Updated 5 months ago
• OpenXiangShan / GEM5
  ☆74Updated this week
• adamgallas / MIT_Bluespec_RISCV_Tutorial
  ☆21Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆63Updated 7 months ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 5 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆129Updated 9 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• OSCPU / ysyxSoC
  ☆79Updated last month
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆59Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆34Updated last year
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆19Updated 6 years ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated 2 years ago
• OSCPU / yosys-sta
  ☆62Updated 3 months ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• USTC-System-Courses / CECS-Lab
  ☆34Updated last year
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆11Updated 11 months ago
• JamesAslan / MicroArchBench
  ☆66Updated 4 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆40Updated 8 months ago
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆24Updated 4 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆17Updated 2 months ago
• Shuiliusheng / boom_stop
  jump to a place when progam runs to the max instruction number
  ☆10Updated last year
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• cry-daniel / Computer-Architecture-Learning
  ☆59Updated 2 years ago
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated last month
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆28Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆61Updated last year