Javascript emulator for the LatticeMico platform
☆170Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for jslm32
Users that are interested in jslm32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An old version of Mr. Bellard's JSLinux rewritten to be human readable, hand deobfuscated and annotated.☆1,077Jan 15, 2019Updated 7 years ago
- An object-oriented JavaScript x86 Emulator for Node.js and the browser☆139Jul 24, 2020Updated 6 years ago
- Online OR1K Emulator running Linux☆1,801Nov 1, 2025Updated 11 months ago
- JSModem for JSLinux☆124Jul 9, 2026Updated 3 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆360Aug 25, 2020Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- an extensible framework for JavaScript syntax tree shaping☆193Oct 6, 2012Updated 14 years ago
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- JSLinux Running on an AVR with I/O Port Remapping☆15Feb 16, 2013Updated 13 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Deprecated☆15Apr 28, 2014Updated 12 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Sep 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Formal verification of SecVisor, a secure hypervisor☆14Apr 23, 2013Updated 13 years ago
- Emscripten "port" to Javascript of the Bochs PC Emulator, making it possible to run linux or windows in the browser.☆39Oct 20, 2012Updated 13 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- A fast Nintendo Entertainment System emulator, originally written by Shay Green, as modified and maintained by myself for several years. …☆27Jan 9, 2013Updated 13 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- public domain tools for FPGAs☆333Feb 7, 2017Updated 9 years ago
- A C++ expression -> x86 JIT☆18Mar 20, 2017Updated 9 years ago
- A Verilog implementation of the Infocom Z-Machine V3. With BIOS and benchmarks. Verified in hardware.☆124Dec 7, 2014Updated 11 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- A "walker" for Go AST☆23Mar 22, 2023Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Qemu.js source code with proof-of-concept machine-code-to-WASM JIT.☆279May 12, 2019Updated 7 years ago
- My favorite quotes☆17Oct 12, 2025Updated 11 months ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Example Ansible-based setup for a 6th gen. Thinkpad X1 Carbon☆16Oct 28, 2018Updated 7 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago