Javascript emulator for the LatticeMico platform
☆171Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for jslm32
Users that are interested in jslm32 are comparing it to the libraries listed below
Sorting:
- An old version of Mr. Bellard's JSLinux rewritten to be human readable, hand deobfuscated and annotated.☆1,061Jan 15, 2019Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Online OR1K Emulator running Linux☆1,790Nov 1, 2025Updated 4 months ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆356Aug 25, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Linux kernel with Milkymist support patches☆12Feb 28, 2014Updated 12 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- CVS import of qemacs for some experiments☆11Oct 2, 2022Updated 3 years ago
- Build script of BusyBox for WebAssembly (wasm) using Emscripten☆10Dec 21, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆10Apr 8, 2021Updated 4 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- ☆12Oct 15, 2016Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Build scripts for Qemu.js☆17Jan 26, 2019Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- What I'm doing next (name TBD)☆14Oct 26, 2018Updated 7 years ago
- A compiler from Go to JavaScript for running Go code in a browser☆29Dec 6, 2017Updated 8 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- Toy web rendering engine in haskell☆34Oct 12, 2015Updated 10 years ago
- Javascript porting of curses library using Emscripten☆22Feb 5, 2016Updated 10 years ago
- A low-power, low-cost, highly-portable software defined radio platform.☆20Feb 19, 2018Updated 8 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- zlibber☆18Aug 4, 2013Updated 12 years ago
- VDMA framebuffer driver for LVDS display☆14Mar 23, 2017Updated 8 years ago
- A web assembly shell for a unix-like operating system using JOSS☆18Apr 2, 2019Updated 6 years ago