ubercomp/jslm32 external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

ubercomp/jslm32

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/ubercomp/jslm32)

Close

ubercomp / jslm32View on GitHubMore

• External links
• Readme badge

Javascript emulator for the LatticeMico platform

☆171Jan 6, 2022Updated 4 years ago

Alternatives and similar repositories for jslm32

Users that are interested in jslm32 are comparing it to the libraries listed below

• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• GuzTech / shdl6800

  View on GitHub
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Jan 12, 2020Updated 6 years ago
• riscv-software-src / riscv-angel

  View on GitHub
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆356Aug 25, 2020Updated 5 years ago
• nathanrossi / meta-hdl

  View on GitHub
  HDL tools layer for OpenEmbedded
  ☆17Oct 20, 2024Updated last year
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• pepijndevos / seqpu

  View on GitHub
  A bit-serial CPU
  ☆20Sep 29, 2019Updated 6 years ago
• xobs / netv2-fpga

  View on GitHub
  FPGA code for NeTV2
  ☆16Dec 3, 2018Updated 7 years ago
• pbing / USB

  View on GitHub
  FPGA USB 1.1 Low-Speed Implementation
  ☆35Oct 3, 2018Updated 7 years ago
• felixheld / photonSDI

  View on GitHub
  photonSDI - an open source SDI core
  ☆10May 26, 2021Updated 4 years ago
• dirjud / Nitro-Parts-lib-Xilinx

  View on GitHub
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆34Jul 15, 2024Updated last year
• cfelton / minnesota

  View on GitHub
  A collection of HDL cores written in MyHDL.
  ☆12Oct 28, 2015Updated 10 years ago
• antmicro / usb-test-suite-build

  View on GitHub
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆53Aug 7, 2023Updated 2 years ago
• wware / myblaze

  View on GitHub
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17May 30, 2013Updated 12 years ago
• mcci-catena / catena-riscv32-fpga

  View on GitHub
  RISC-V 32-bit core for MCCI Catena 4710
  ☆10Jul 31, 2019Updated 6 years ago
• terpstra / opa

  View on GitHub
  Open Processor Architecture
  ☆26Apr 7, 2016Updated 9 years ago
• wavedrom / verilog

  View on GitHub
  wavedrom to verilog converter
  ☆17Sep 14, 2021Updated 4 years ago
• victorr / jsqueak

  View on GitHub
  Unofficial repository for JSqueak: A Java implementation of Squeak Smalltalk.
  ☆23Oct 12, 2022Updated 3 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• xobs / valentyusb

  View on GitHub
  USB Full-Speed core written in migen/LiteX
  ☆12Sep 19, 2019Updated 6 years ago
• steveicarus / simbus

  View on GitHub
  Icarus SIMBUS
  ☆20Nov 6, 2019Updated 6 years ago
• stffrdhrn / gcc

  View on GitHub
  GCC port rewrite for OpenRISC
  ☆12May 28, 2025Updated 9 months ago
• google / skywater-pdk-actions

  View on GitHub
  GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk
  ☆16Jun 3, 2021Updated 4 years ago
• chmmn / riscv-uclinux

  View on GitHub
  riscv uclinux
  ☆15Aug 9, 2019Updated 6 years ago
• mithro / tmds_encoding

  View on GitHub
  TMDS encoding tools
  ☆17Jan 11, 2018Updated 8 years ago
• hukenovs / adc_configurator

  View on GitHub
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Aug 29, 2018Updated 7 years ago
• wheatjs / vue-hako

  View on GitHub
  ☆17Jun 8, 2021Updated 4 years ago
• dmacvicar / qemacs

  View on GitHub
  CVS import of qemacs for some experiments
  ☆11Oct 2, 2022Updated 3 years ago
• daveshah1 / nextpnr

  View on GitHub
  nextpnr portable FPGA place and route tool
  ☆11Nov 30, 2020Updated 5 years ago
• ObKo / USBCore

  View on GitHub
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆34Nov 23, 2020Updated 5 years ago
• jevinskie / litespih4x

  View on GitHub
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Jan 27, 2022Updated 4 years ago
• bunnie / netv-fpga

  View on GitHub
  verilog FPGA code for NeTV
  ☆63May 7, 2012Updated 13 years ago
• usb-tools / pyopenvizsla

  View on GitHub
  standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]
  ☆18Feb 1, 2024Updated 2 years ago
• web-dom / wash

  View on GitHub
  A web assembly shell for a unix-like operating system using JOSS
  ☆18Apr 2, 2019Updated 6 years ago
• litex-hub / litevideo

  View on GitHub
  Small footprint and configurable video cores (Deprecated)
  ☆73Sep 15, 2021Updated 4 years ago
• wkoszek / libxbf

  View on GitHub
  Xilinx Bitstream Format Library. Easily read .bit files from C programs.
  ☆14Nov 16, 2015Updated 10 years ago
• mattvenn / simulate-gate

  View on GitHub
  Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
  ☆14Jul 18, 2025Updated 8 months ago
• vadimkantorov / busyboxnanozipdiff3

  View on GitHub
  Build script of BusyBox for WebAssembly (wasm) using Emscripten
  ☆10Dec 21, 2020Updated 5 years ago
• tukl-msd / finance.zynqpricer.hls

  View on GitHub
  Heston implementation for Zynq with Vivado HLS
  ☆16Jun 30, 2015Updated 10 years ago