Alternatives and similar repositories for eccbook

Users that are interested in eccbook are comparing it to the libraries listed below

• richard259 / serdespy
  Python library for SerDes modelling
  ☆81Updated last year
• FCAE / WLAN
  ☆30Updated 11 years ago
• Mshivam2409 / LDPC-Decoder
  Implementation of Partially Parellel LDPC Code Decoder in Verilog
  ☆15Updated 5 years ago
• blegal / Fast_LDPC_decoder_for_x86
  The source codes of the fast x86 LDPC decoder published
  ☆29Updated 5 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆80Updated 2 years ago
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆23Updated 2 years ago
• jjyy-Huang / SpinalHDL-ethernet
  ☆20Updated 2 years ago
• ChrisZonghaoLi / pystateye
  pystateye - A Python Implementation of Statistical Eye Analysis and Visualization
  ☆15Updated last year
• CodePurble / ldpc-fpga
  Playground for implementing LDPC codes on FPGA
  ☆17Updated 3 years ago
• schoeberl / risc-v-lab
  Lab material for the three week course on builiding a RISC-V microprocessor
  ☆20Updated 3 weeks ago
• ucb-ee290c / fa18-modem
  LTE/WiFi/5G-NR SDR Transceiver
  ☆56Updated 7 years ago
• tchancarusone / Wireline-ChModel-Matlab
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆14Updated 5 years ago
• tchancarusone / Wireline-Simulink
  Basic Simulink Blocks for modeling CDRs and PLLs
  ☆15Updated 5 years ago
• lingscale / cc01
  ☆30Updated 10 months ago
• Spartak0s / Polar-Codes-Hardware-VHDL
  Polar Codes Implementation on Vhdl
  ☆15Updated 9 years ago
• ChrisZonghaoLi / mmse_dfe
  This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.
  ☆13Updated 2 years ago
• Essenceia / ethernet-physical-layer
  RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
  ☆32Updated 2 years ago
• dshekhalev / FEC
  FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)
  ☆129Updated last month
• BBN-Q / PCIe-FPGA
  Linux kernel driver for memory mapped PCIe - FPGA communication.
  ☆87Updated 11 years ago
• datenlord / blue-udp
  The hardware implementation of UDP in Bluespec SystemVerilog
  ☆14Updated last year
• alexforencich / dma-bench
  ☆27Updated 3 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Updated last week
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆58Updated 2 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Updated 4 years ago
• EECS150 / fpga_labs_sp22
  ☆35Updated 3 years ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆96Updated 6 years ago
• jfoshea / Viterbi-Decoder-in-Verilog
  An efficient implementation of the Viterbi decoding algorithm in Verilog
  ☆60Updated last year
• strath-sdr / dsp_notebooks
  A collection of Digital Signal Processing notebooks with a wireless communications theme.
  ☆139Updated 3 years ago
• yohanes-erwin / zynq7000
  [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol
  ☆19Updated 5 years ago
• uwemeyerbaese / DSP_with_FPGAs_ed4
  DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3
  ☆76Updated 3 months ago