Alternatives and similar repositories for PyChOpMarg:

Users that are interested in PyChOpMarg are comparing it to the libraries listed below

• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated last week
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated last week
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆145Updated 2 weeks ago
• savob / statopt-python
  StatOpt Tool in Python
  ☆14Updated last year
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆12Updated 2 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 4 months ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆68Updated 9 months ago
• KenKundert / rlc_chart
  A library that renders impedance charts that include capacitance and inductance grids.
  ☆13Updated last month
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆52Updated 2 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆43Updated 2 weeks ago
• HMC-ACE / hspiceParser
  A Python parser for hSpice output files and documentation of the hSpice output file format
  ☆17Updated last year
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last week
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆60Updated last week
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆105Updated last year
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆34Updated 5 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆59Updated last year
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆16Updated 14 years ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆18Updated 4 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• kevjzheng / JLSD
  ☆21Updated 9 months ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆23Updated 4 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆55Updated this week
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 3 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆115Updated last week
• esynr3z / pyhdlsim
  Example of Python and PyTest powered workflow for a HDL simulation
  ☆15Updated 4 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆20Updated 2 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆30Updated 2 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago