Alternatives and similar repositories for PyChOpMarg

Users that are interested in PyChOpMarg are comparing it to the libraries listed below

• savob / statopt-python
  StatOpt Tool in Python
  ☆15Updated 2 years ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆160Updated last week
• richard259 / serdespy
  Python library for SerDes modelling
  ☆74Updated last year
• ChrisZonghaoLi / pystateye
  pystateye - A Python Implementation of Statistical Eye Analysis and Visualization
  ☆14Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆69Updated 3 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆116Updated last week
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆43Updated last year
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆79Updated 8 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆50Updated 2 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆48Updated 5 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆106Updated 6 months ago
• kevjzheng / JLSD
  ☆24Updated last year
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 3 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 3 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆55Updated 3 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆32Updated last year
• phonon / sar-adc-metastability
  Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"
  ☆11Updated 3 years ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆12Updated 6 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated this week
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆166Updated last month
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆16Updated 9 months ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆240Updated 8 months ago
• ChrisZonghaoLi / gm_id_gf180mcu
  This repo contains introduction of gm/id method and its application to some OTA design examples.
  ☆18Updated last year
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆86Updated 3 weeks ago
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆143Updated last month
• wulffern / aic2025
  Advanced Integrated Circuits 2025
  ☆11Updated 2 weeks ago