Alternatives and similar repositories for PyChOpMarg:

Users that are interested in PyChOpMarg are comparing it to the libraries listed below

• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆104Updated 5 months ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆141Updated last week
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated this week
• capn-freako / ibisami
  A public domain IBIS-AMI model creation infrastructure for all to share.
  ☆12Updated last month
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 3 months ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆36Updated last week
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆103Updated last year
• richard259 / serdespy
  Python library for SerDes modelling
  ☆66Updated 8 months ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆57Updated 3 years ago
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆22Updated 3 months ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated 3 weeks ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆29Updated 5 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last month
• johonkanen / tube_amplifier_power_supply
  A tube guitar amplifier power supply VHDL project
  ☆16Updated 4 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated 2 years ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆19Updated 2 weeks ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆18Updated 2 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆48Updated 2 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• kevjzheng / JLSD
  ☆21Updated 8 months ago
• efabless / caravel_user_project_analog
  ☆46Updated last month
• KenKundert / rlc_chart
  A library that renders impedance charts that include capacitance and inductance grids.
  ☆13Updated 2 weeks ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆57Updated 4 months ago
• RedPitaya / RedPitaya-FPGA
  Repository for FPGA projects
  ☆49Updated 5 months ago
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆55Updated last week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated 2 months ago
• nunobrum / spicelib
  Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.
  ☆58Updated this week