capn-freako / PyChOpMarg

Related projects ⓘ

Alternatives and complementary repositories for PyChOpMarg

• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆26Updated last month
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆98Updated last month
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆134Updated this week
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated last year
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆35Updated 2 weeks ago
• kevjzheng / JLSD
  ☆19Updated 4 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆43Updated last year
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 4 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆39Updated 4 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆39Updated 2 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated 10 months ago
• richard259 / serdespy
  Python library for SerDes modelling
  ☆57Updated 4 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆53Updated last week
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆29Updated 5 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆51Updated 7 years ago
• paulscherrerinstitute / psi_fix
  Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
  ☆22Updated 4 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆29Updated 8 months ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated 11 months ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 3 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated last week
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆53Updated this week
• yrrapt / analogue_design_example
  An example of analogue design using open source IC design tools
  ☆29Updated 3 years ago