Python implementation of COM, as per IEEE 802.3-22 Annex 93A.
☆17Mar 4, 2026Updated 2 weeks ago
Alternatives and similar repositories for PyChOpMarg
Users that are interested in PyChOpMarg are comparing it to the libraries listed below
Sorting:
- ☆25Jul 2, 2024Updated last year
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆17May 25, 2024Updated last year
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 5 years ago
- StatOpt Tool in Python☆16Nov 7, 2023Updated 2 years ago
- An FPGA-accelerated platform for FEC analysis of wireline systems☆12Jan 21, 2025Updated last year
- Python library for SerDes modelling☆84Jul 18, 2024Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆125Mar 12, 2026Updated last week
- Vector Fitting☆15Apr 7, 2022Updated 3 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Python package for IBIS-AMI model development and testing☆35Updated this week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- electrostatic demonstration☆11Aug 2, 2021Updated 4 years ago
- A modern and intuitive program for taking and viewing anechoic chamber measurements☆34Sep 15, 2023Updated 2 years ago
- An open-source C++ library for computing Green's functions for layered media☆37Feb 26, 2026Updated 3 weeks ago
- Python tools for signal integrity applications☆172Mar 5, 2026Updated 2 weeks ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A Tutorial on Signal Processing and Communications Using scikit-dsp-comm Including Software Defined Radio☆26Aug 23, 2017Updated 8 years ago
- An asset which include circuit symbols for drawing schematics and block diagrams with Affinity Designer☆36Dec 22, 2025Updated 3 months ago
- STM32 NRF24L01 2.4G无线通信模块 stm32f103c8t6☆17Apr 14, 2022Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- A working demo of nRF24L01 WiFi module running on STM32F103C8T6☆17Oct 7, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- hardware test for CPU，GPU，I/O，memory bandwidth performance☆25Sep 21, 2018Updated 7 years ago
- 🚀 LLM inference optimization simulator, modeling compute-bound prefill and memory-bound decode phases.☆14Jul 12, 2025Updated 8 months ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- Framework for hardware test fixtures and automatic test environments☆28Updated this week
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Classes and command-line utilities for interacting with BibTeX style databases☆17Nov 12, 2023Updated 2 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- The main Test & Validation specification and tools☆34Jan 22, 2024Updated 2 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Packet-level simulation code to model Opera and other networks from the 2020 NSDI paper "Expanding across time to deliver bandwidth effic…☆15Jun 10, 2020Updated 5 years ago
- ☆20Oct 5, 2024Updated last year
- SST DUMPI Trace Library☆14Nov 6, 2023Updated 2 years ago
- A project template for KiCad PCB projects with automated generation of fabrication files for JLCPCB through github actions.☆15Apr 7, 2021Updated 4 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- this is a simple sso for devops api☆12May 31, 2014Updated 11 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year