☆13Nov 26, 2024Updated last year
Alternatives and similar repositories for cpu-design
Users that are interested in cpu-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Device-agnostic X-Powers AXP173 power management IC driver☆11Feb 28, 2021Updated 5 years ago
- Deep Learning Detector for High Precision Monitoring of Cell Encapsulation Statistics in Microfluidic Droplets☆15Apr 4, 2023Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆13Nov 24, 2025Updated 11 months ago
- Full Marks | Auditing CS61B Data Structures, Spring 2021☆14Jul 31, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- ☆12Jul 3, 2025Updated last year
- A Benchmark Library for RNA☆10Jun 3, 2026Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- LaTeX中文简历模板☆12Mar 1, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- TensorFlow 2 implementation of Transformer (Attention is all you need).☆24Jul 25, 2023Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- A curated list of awesome Multi-instance Learning frameworks for Whole Slide Images (WSIs) classification, segmentation, etc.☆19Aug 5, 2024Updated 2 years ago
- 微信小程序hexo版本☆31Sep 26, 2020Updated 6 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog.☆24Oct 29, 2023Updated 3 years ago
- Test-time adaptation via Nearest neighbor information (TAST), submitted to ICLR'23☆25Jul 11, 2023Updated 3 years ago
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- (ICCV 2025) OmniSAM: Omnidirectional Segment Anything Model for UDA in Panoramic Semantic Segmentation☆20Oct 11, 2025Updated last year
- [NeurIPS'23] Rethinking Semi-Supervised Medical Image Segmentation: A Variance-Reduction Perspective☆30Nov 29, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code for the paper "Brain Connectivity based Graph Convolutional Networks for Infant Age Prediction"☆23May 4, 2022Updated 4 years ago
- A Large-Scale Dataset and Framework for Genomic Foundation Model Benchmarking☆33Sep 1, 2026Updated 2 months ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- Examples about using MGeo finetune models☆56Feb 9, 2023Updated 3 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Code for [MICCAI 2023 (Early Accept)] Devil is in Channels: Contrastive Single Domain Generalization for Medical Image Segmentation.☆37Jun 24, 2023Updated 3 years ago
- Code for [MICCAI 2023] Treasure in Distribution: A Domain Randomization based Multi-Source Domain Generalization for 2D Medical Image Seg…☆45Feb 4, 2025Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆78May 11, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Pytorch implementation of CVPR 2022 paper "Rethinking Bayesian Deep Learning Methods for Semi-Supervised Volumetric Medical Image Segme…☆55Jun 24, 2024Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆70Feb 13, 2025Updated last year
- A studio-grade tool to extract Apple Health XML / ZIP data into organized CSV files for AI analysis.☆87Updated this week
- three-dimensional medical image classification using Multi-plane and Multi-slice Transformer☆51Jul 4, 2024Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆80Jun 10, 2021Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- [TMLR 2026] Code release for "UnSAMv2: Self-Supervised Learning Enables Segment Anything at Any Granularity"☆90Oct 9, 2026Updated 3 weeks ago