Casperqian / cpu-designLinks
☆12Updated last year
Alternatives and similar repositories for cpu-design
Users that are interested in cpu-design are comparing it to the libraries listed below
Sorting:
- syn script for DC Compiler☆14Updated 3 years ago
- ☆19Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆29Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆109Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 6 years ago
- Verification IP for I2C protocol☆51Updated 4 years ago
- ☆63Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆74Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆136Updated 8 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- UVM AHB VIP☆93Updated 4 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆118Updated last year
- Some design examples of Verilog about digital circuits☆28Updated 5 years ago
- ☆21Updated 10 months ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- VIP for AXI Protocol☆163Updated 3 years ago
- ☆74Updated 10 years ago
- commit rtl and build cosim env☆36Updated last year
- General purpose IO port with AXI4-Lite interface☆10Updated last year
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆104Updated 2 years ago
- Simple cache design implementation in verilog☆54Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago