yuasatakayuki / SpaceWireToGigabitEther
Open-source version of SpaceWire-to-GigabitEther using ZestET1
☆23Updated 9 years ago
Alternatives and similar repositories for SpaceWireToGigabitEther:
Users that are interested in SpaceWireToGigabitEther are comparing it to the libraries listed below
- ☆41Updated last year
- Small footprint and configurable JESD204B core☆42Updated this week
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- ☆92Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆82Updated last year
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆55Updated this week
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆95Updated 8 years ago
- RTL implementation of components for DVB-S2☆116Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆46Updated last month
- Verilog digital signal processing components☆133Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆36Updated last year
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆45Updated 3 months ago
- Extensible FPGA control platform☆59Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- A collection of demonstration digital filters☆150Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆43Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆26Updated 5 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Project X-Ray Database: XC7 Series☆68Updated 3 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆88Updated 2 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Vivado build system☆68Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year