Alternatives and similar repositories for SpaceWireToGigabitEther:

Users that are interested in SpaceWireToGigabitEther are comparing it to the libraries listed below

• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆41Updated 2 months ago
• efard / DSPHDL
  ☆41Updated last year
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆59Updated last year
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 4 years ago
• chili-chips-ba / openeye-CamSI
  A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …
  ☆45Updated last week
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆80Updated last year
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆31Updated 8 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆112Updated 4 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆92Updated 8 years ago
• strath-sdr / rfsoc_radio
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆34Updated last year
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆42Updated 11 months ago
• HDLForBeginners / Examples
  ☆89Updated last year
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆103Updated last year
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆55Updated last week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 3 months ago
• antmicro / kintex-410t-devboard
  ☆36Updated 6 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• suoto / fpga_cores
  ☆33Updated last year
• openXC7 / demo-projects
  Demo projects for various Kintex FPGA boards
  ☆51Updated 10 months ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆58Updated 3 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆27Updated 2 months ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆53Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆76Updated 3 months ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆62Updated 2 weeks ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated last month
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆43Updated last month
• ThalesGroup / TMR
  Triple Modular Redundancy
  ☆25Updated 5 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆58Updated this week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆21Updated 7 years ago