yuasatakayuki / SpaceWireToGigabitEtherLinks
Open-source version of SpaceWire-to-GigabitEther using ZestET1
☆24Updated 9 years ago
Alternatives and similar repositories for SpaceWireToGigabitEther
Users that are interested in SpaceWireToGigabitEther are comparing it to the libraries listed below
Sorting:
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆60Updated 10 months ago
- ☆112Updated 2 years ago
- A collection of demonstration digital filters☆162Updated last year
- FuseSoC standard core library☆150Updated last week
- VHDL PCIe Transceiver☆31Updated 5 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 5 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 6 months ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆114Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Xlinix Kintex 7 based PCIE development board☆33Updated 2 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- SpaceWire☆13Updated 11 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- Control and Status Register map generator for HDL projects☆128Updated 6 months ago
- Triple Modular Redundancy☆28Updated 6 years ago
- An abstract language model of VHDL written in Python.☆59Updated 3 weeks ago
- Nix flake for openXC7☆43Updated 8 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- Framework Open EDA Gui☆73Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- Small footprint and configurable Ethernet core☆271Updated last month
- Arduino compatible Risc-V Based SOC☆158Updated last year
- Verilog digital signal processing components☆161Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago