CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform
☆12Nov 12, 2023Updated 2 years ago
Alternatives and similar repositories for cva6-platform
Users that are interested in cva6-platform are comparing it to the libraries listed below
Sorting:
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆79Jan 28, 2026Updated last month
- vTPM with SGX protection☆11May 30, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆15Feb 15, 2022Updated 4 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- ☆13Aug 7, 2025Updated 6 months ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Image data augmentation via flipping and rotation.☆11Jan 16, 2019Updated 7 years ago
- Metadata download plugin for calibre. Downloads bibliographic metadata through the Crossref REST API☆10Sep 27, 2020Updated 5 years ago
- ☆12Apr 25, 2025Updated 10 months ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- [ICCV 2025] Official implementation of the paper "Beyond RGB: Adaptive Parallel Processing for RAW Object Detection"☆21Oct 8, 2025Updated 4 months ago
- CHERI sample C programs☆12Jan 16, 2025Updated last year
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- Parametric GPIO Peripheral☆12Jan 30, 2025Updated last year
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 12 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- 机器视觉算法库☆10Jun 13, 2019Updated 6 years ago
- Files used for the evaluation of uiCA☆18Dec 14, 2022Updated 3 years ago
- Real-Time SLAM for Monocular, Stereo and RGB-D Cameras, with Loop Detection and Relocalization Capabilities☆12Dec 18, 2016Updated 9 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Docker image for TPM 2.0 development from TPM.dev☆14Sep 5, 2023Updated 2 years ago
- Gridsim simulator☆12May 12, 2017Updated 8 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Secbench is an open-source framework for hardware security characterization☆22Jan 15, 2026Updated last month
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago