Alternatives and similar repositories for risc-v-bare-metal-fake-bios:

Users that are interested in risc-v-bare-metal-fake-bios are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• popovicu / risc-v-bare-metal-fake-kernel
  ☆14Updated last year
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆39Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆80Updated 10 months ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆49Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆64Updated this week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆59Updated this week
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆27Updated 8 months ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆26Updated this week
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆92Updated 2 years ago
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆18Updated 8 months ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆54Updated 3 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆24Updated 5 months ago
• machdyne / kuchen
  Kuchen Computer
  ☆23Updated 8 months ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 2 years ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated 10 months ago
• RobertBaruch / riscv-reboot
  ☆42Updated 4 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆139Updated 4 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆18Updated last month
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆48Updated 3 years ago
• hitohira / yokyo
  ☆17Updated last year
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆22Updated 5 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆42Updated 2 years ago
• b-dmitry1 / V188
  FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)
  ☆21Updated 3 years ago