Alternatives and similar repositories for risc-v-bare-metal-fake-bios

Users that are interested in risc-v-bare-metal-fake-bios are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆160Updated 3 weeks ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆55Updated last month
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆118Updated 3 years ago
• projf / isle
  Isle FPGA Computer
  ☆60Updated 2 weeks ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 weeks ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆53Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆60Updated 5 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆54Updated 6 months ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• mikeakohn / w65c832
  W65C832 (32 bit 6502) in an FPGA.
  ☆66Updated 4 months ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆24Updated last month
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆96Updated last year
• s-rah / pseudos
  A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt
  ☆49Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆57Updated 2 years ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 4 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆27Updated 5 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆43Updated 3 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆121Updated 11 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆64Updated 8 months ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated last year
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆30Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆76Updated last year
• nand2mario / z8086
  8086 FPGA core running original microcode
  ☆55Updated 2 weeks ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆63Updated 2 years ago