Alternatives and similar repositories for risc-v-bare-metal-fake-bios

Users that are interested in risc-v-bare-metal-fake-bios are comparing it to the libraries listed below

• popovicu / risc-v-bare-metal-fake-kernel
  ☆14Updated last year
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆19Updated last week
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆53Updated last year
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• Chalandi / Blinky_Pico2_dual_core_nosdk
  Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)
  ☆14Updated 2 weeks ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆86Updated last year
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆20Updated 11 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated last year
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated last month
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆26Updated this week
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆57Updated 3 years ago
• chuckb / riscv-helloworld-c
  A bare metal hello world in C for Risc-V using QEMU to test
  ☆13Updated 10 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆93Updated 8 months ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• rtfb / riscv-hobby-os
  ☆29Updated 11 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• riscv-non-isa / riscv-semihosting
  ☆30Updated 3 weeks ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆73Updated this week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆117Updated 2 weeks ago
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆73Updated this week
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 2 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago