OpenMachine-ai / tinyfive

Related projects: ⓘ

• popovicu / linux-no-mmu-userspace-example
  ☆39Updated 11 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆116Updated 2 weeks ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆65Updated last week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆200Updated 4 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆67Updated 4 months ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆45Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 4 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆39Updated 5 months ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆159Updated last month
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆23Updated 11 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆125Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆28Updated 2 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆37Updated 2 years ago
• zylin / zpu
  The Zylin ZPU
  ☆236Updated 9 years ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆29Updated 7 months ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆87Updated last year
• litex-hub / linux-on-litex-rocket
  Run 64-bit Linux on LiteX + RocketChip
  ☆182Updated last month
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆43Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆60Updated last year
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆50Updated 5 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆55Updated 2 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆105Updated 2 years ago
• echtzeit-dev / ez-clang
  C++ REPL for bare-metal embedded devices
  ☆25Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆89Updated 2 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆169Updated last year
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 4 months ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆22Updated last year
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated 5 months ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆89Updated last year
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆41Updated 7 months ago