OpenMachine-ai / tinyfive

Related projects ⓘ

Alternatives and complementary repositories for tinyfive

• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆37Updated 7 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆61Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆91Updated 2 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆74Updated 6 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 6 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆73Updated 2 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆25Updated last year
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆49Updated 3 weeks ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆45Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆74Updated last month
• zylin / zpu
  The Zylin ZPU
  ☆239Updated 9 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆169Updated last month
• P3109 / Public
  materials available to the public
  ☆18Updated 2 weeks ago
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated 7 months ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆51Updated 4 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆78Updated 2 months ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated last week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆120Updated 2 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆41Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆39Updated 7 months ago