Alternatives and similar repositories for riscv

Users that are interested in riscv are comparing it to the libraries listed below

• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆57Updated 2 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 weeks ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆33Updated 4 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆96Updated last year
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆75Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆118Updated 3 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆145Updated last year
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆92Updated 3 years ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated last year
• fernandotcl / TinyEMU
  Tweaks to Fabrice Bellard's TinyEMU
  ☆147Updated 2 years ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆16Updated 2 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆68Updated 2 years ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆53Updated last year
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆20Updated 6 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆19Updated 5 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆36Updated 2 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆52Updated 4 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆136Updated 4 months ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated 2 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆59Updated 8 months ago
• pulp-platform / RVfplib
  Optimized RISC-V FP emulation for 32-bit processors
  ☆36Updated 4 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• chuckb / riscv-helloworld-c
  A bare metal hello world in C for Risc-V using QEMU to test
  ☆14Updated last year
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆43Updated 3 years ago
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆98Updated last year
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆14Updated 2 months ago