Alternatives and similar repositories for riscv:

Users that are interested in riscv are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆38Updated 11 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆63Updated last year
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆25Updated 8 months ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆54Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆92Updated 2 years ago
• lupyuen / nuttx-tinyemu
  Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO
  ☆20Updated 10 months ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆97Updated 11 months ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 2 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆49Updated 3 weeks ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆41Updated 8 months ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated last year
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• rtfb / riscv-hobby-os
  ☆27Updated 6 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆54Updated 2 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆57Updated 3 months ago
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆67Updated 7 months ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• krakenlake / vmon
  RISC-V machine code monitor
  ☆33Updated 2 weeks ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆24Updated this week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆97Updated 2 years ago
• kvakil / 0asm
  x86 assembler in 512 bytes of x86 machine code
  ☆32Updated 5 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated last month
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆62Updated 11 months ago