Alternatives and similar repositories for riscv:

Users that are interested in riscv are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated last week
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated last year
• jborza / emuriscv
  RISC-V emulator in C
  ☆32Updated 3 years ago
• lupyuen / nuttx-tinyemu
  Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO
  ☆22Updated last year
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆96Updated 2 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆46Updated 2 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆60Updated last month
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆11Updated 7 months ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆59Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated this week
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 5 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated this week
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 11 months ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆41Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆55Updated last year
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆108Updated 2 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆47Updated 2 years ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆23Updated last year
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• echtzeit-dev / ez-clang
  C++ REPL for bare-metal embedded devices
  ☆25Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated last week
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆139Updated last year