mirimmad / riscv

Related projects ⓘ

Alternatives and complementary repositories for riscv

• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 6 months ago
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆52Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆91Updated 2 years ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆34Updated 9 months ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆41Updated last year
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆15Updated 5 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆61Updated last year
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated 7 months ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆39Updated 7 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• machdyne / kuchen
  Kuchen Computer
  ☆22Updated 4 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated 2 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆15Updated last week
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆25Updated 5 years ago
• thinkoco / de10-nano-riscv
  A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
  ☆34Updated 4 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 3 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆56Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆37Updated 7 months ago
• openhwgroup / core-v-mcu-devkit
  This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.
  ☆16Updated 9 months ago
• riscv-admin / riscv-landscape
  🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…
  ☆14Updated this week
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• rtfb / riscv-hobby-os
  ☆27Updated 4 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆59Updated this week
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆49Updated last year