Alternatives and similar repositories for riscv

Users that are interested in riscv are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated last week
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆27Updated last year
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆113Updated 2 years ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆33Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆50Updated 2 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• lupyuen / nuttx-tinyemu
  Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO
  ☆23Updated last year
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated last year
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆26Updated this week
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆62Updated 3 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated last month
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆21Updated 6 months ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆39Updated this week
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆29Updated 11 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated last year
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆15Updated last year
• mikeakohn / riscv_fpga
  Implementation of a RISC-V CPU in Verilog.
  ☆14Updated 3 months ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 6 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆26Updated 5 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆67Updated last year
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year