Alternatives and similar repositories for pseudos:

Users that are interested in pseudos are comparing it to the libraries listed below

• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆138Updated 10 months ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆92Updated 2 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆80Updated 9 months ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆43Updated last year
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆22Updated last year
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆115Updated last month
• jborza / emuriscv
  RISC-V emulator in C
  ☆30Updated 3 years ago
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆156Updated last year
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆64Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆64Updated last year
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated 9 months ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆101Updated 2 weeks ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆92Updated last month
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆258Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆208Updated 10 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆138Updated 4 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆88Updated 4 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆222Updated 6 months ago
• rhythm16 / rpi4-bare-metal
  an operating system for the Raspberry Pi 4B in the making
  ☆57Updated 9 months ago
• Thewbi / armos
  ARM OS
  ☆12Updated 2 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆34Updated 2 years ago
• cr88192 / bgbtech_btsr1arch
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆24Updated this week
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆53Updated 8 months ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆371Updated 2 years ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆104Updated last month
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• aar10n / osdev
  64-bit UNIX hobby operating system with a UEFI bootloader
  ☆80Updated 3 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆310Updated this week
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆54Updated 3 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 2 years ago