Alternatives and similar repositories for pseudos

Users that are interested in pseudos are comparing it to the libraries listed below

• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆144Updated last year
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆35Updated 2 years ago
• mathis-s / Compiler
  From-scratch C compiler for my custom 16-bit CPU
  ☆73Updated 2 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆117Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆42Updated 3 years ago
• Mazin-O3 / Veecom
  Simple Yet Powerful RISC-V Computer
  ☆121Updated 10 months ago
• cr88192 / bgbtech_btsr1arch
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆28Updated 3 weeks ago
• lpg2709 / emulator-Intel-4004
  Simple emulator of the Intel 4004 chip.
  ☆65Updated 8 months ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆136Updated 3 months ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆127Updated 3 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆241Updated last year
• jborza / emuriscv
  RISC-V emulator in C
  ☆33Updated 4 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆74Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆162Updated 2 months ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆55Updated last week
• lowbyteproductions / RISC-V-Emulator
  ☆52Updated 3 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• mnurzia / rv
  32-bit RISC-V CPU in ~800 lines of C89
  ☆626Updated 6 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• fernandotcl / TinyEMU
  Tweaks to Fabrice Bellard's TinyEMU
  ☆147Updated 2 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆26Updated last year
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆73Updated 2 weeks ago
• twd2 / riscv-osdev
  Hello RISC-V 64!
  ☆19Updated 7 years ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆58Updated last year
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆13Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year