peteasa / parallella
START HERE! FPGA and Linux Development Combined
☆23Updated 7 years ago
Related projects: ⓘ
- Sample minimal Vivado project for Parallella FPGA☆42Updated 8 years ago
- Open Processor Architecture☆26Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆37Updated last year
- FPGA Development for the parallella☆18Updated 7 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- uRV RISC-V core☆15Updated 8 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 9 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- I2C controller core☆16Updated 2 years ago
- that FPGA flow☆9Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- OpenFPGA☆33Updated 6 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- ☆36Updated this week
- Source for the "FPGAs?! Now What?" Book☆61Updated 10 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago
- VexRiscv-SMP integration test with LiteX.☆24Updated 3 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆85Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆32Updated 5 years ago
- ☆63Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- SPI core☆15Updated 4 years ago