peteasa / parallellaLinks
START HERE! FPGA and Linux Development Combined
☆23Updated 8 years ago
Alternatives and similar repositories for parallella
Users that are interested in parallella are comparing it to the libraries listed below
Sorting:
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SPI core☆14Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- ☆65Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- A Simple to use build environment for parallella using yocto☆13Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Ethernet Mezzanine Card for the Ultra96☆14Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- OpenFPGA☆34Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆152Updated 11 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- I2C controller core☆16Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- ☆64Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- ☆41Updated 5 years ago