peteasa / parallellaLinks
START HERE! FPGA and Linux Development Combined
☆23Updated 8 years ago
Alternatives and similar repositories for parallella
Users that are interested in parallella are comparing it to the libraries listed below
Sorting:
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- SPI core☆14Updated 6 years ago
- ☆65Updated 10 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆154Updated 11 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Small footprint and configurable video cores (Deprecated)☆72Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- ☆63Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 7 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 3 months ago