peteasa / parallella
START HERE! FPGA and Linux Development Combined
☆23Updated 8 years ago
Alternatives and similar repositories for parallella:
Users that are interested in parallella are comparing it to the libraries listed below
- Sample minimal Vivado project for Parallella FPGA☆42Updated 8 years ago
- Open Processor Architecture☆26Updated 8 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/x393☆39Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆8Updated 9 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- ☆63Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- LatticeMico32 soft processor☆105Updated 10 years ago
- Source for the "FPGAs?! Now What?" Book☆62Updated 10 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- that FPGA flow☆9Updated 9 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- ☆41Updated 4 years ago
- ☆59Updated last year
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆47Updated 5 years ago