peteasa / parallellaLinks
START HERE! FPGA and Linux Development Combined
☆23Updated 8 years ago
Alternatives and similar repositories for parallella
Users that are interested in parallella are comparing it to the libraries listed below
Sorting:
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Ethernet Mezzanine Card for the Ultra96☆14Updated last year
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- that FPGA flow☆9Updated 9 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆8Updated 9 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆151Updated 11 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A Simple to use build environment for parallella using yocto☆13Updated this week
- ZPUino HDL implementation☆90Updated 6 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- ☆63Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- snickerdoodle user manual☆56Updated 4 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 8 years ago
- ☆60Updated last year