☆216Jun 1, 2026Updated last week
Alternatives and similar repositories for macro-place-challenge-2026
Users that are interested in macro-place-challenge-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 4 months ago
- ☆10Sep 7, 2023Updated 2 years ago
- Various Python AST utilities☆21Apr 25, 2024Updated 2 years ago
- CLEF: Clinically-Guided Contrastive Learning for Electrocardiogram Foundation Models☆48Dec 11, 2025Updated 6 months ago
- A depth-aware secure computation compiler☆17Jun 7, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆22Nov 12, 2025Updated 7 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 3 weeks ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Apr 28, 2026Updated last month
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Updated this week
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- ☆36May 29, 2026Updated 2 weeks ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ☆18Aug 20, 2025Updated 9 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- MLIR based Tiny Graph Compiler [dev-stage]☆20Nov 22, 2024Updated last year
- ☆139May 1, 2026Updated last month
- A rewritten version of C++ Design Patterns and Derivatives Pricing coded in Python☆10Sep 16, 2019Updated 6 years ago
- Polycircuit is an FHE components library built via FHERMA competitions☆21Jul 10, 2025Updated 11 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Spiking neural network inference engine for 7-Series FPGAs☆30Aug 31, 2025Updated 9 months ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- ESL-CGRA-simulator☆21Apr 10, 2026Updated 2 months ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Jun 4, 2026Updated last week
- ☆60Jan 19, 2026Updated 4 months ago
- Easily mesh collections of 2D and 3D polygons with complex extrusions using GMSH☆35Jun 3, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆76May 26, 2026Updated 2 weeks ago
- An Affordable LLM Pre-training Benchmark via Accurate Loss Prediction across Scales☆16Jun 6, 2024Updated 2 years ago
- For mosbius.org website☆32Jul 31, 2025Updated 10 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Course notes and other public-facing content☆16Apr 17, 2024Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago