☆112Apr 3, 2026Updated last week
Alternatives and similar repositories for macro-place-challenge-2026
Users that are interested in macro-place-challenge-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Sep 7, 2023Updated 2 years ago
- CVA6 softcore contest☆23Updated this week
- Examples of how to use features of the Boost Graph Library. This repository is a staging area while the examples are prepared to be moved…☆15Feb 5, 2012Updated 14 years ago
- CPM & PERT methods with Gantt chart plots. Support for Lags and Dependency Types☆19Nov 19, 2025Updated 4 months ago
- Various Python AST utilities☆21Apr 25, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A 100% matching Chrono Cross decompilation, based on the Radical Dreamers version☆37Updated this week
- A depth-aware secure computation compiler☆17Jun 7, 2025Updated 10 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆28Mar 26, 2026Updated 2 weeks ago
- ☆21Nov 12, 2025Updated 4 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Mar 24, 2026Updated 2 weeks ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- ☆16Nov 19, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Aug 20, 2025Updated 7 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 11 months ago
- Scripts to build a trimmed-down Windows 10 image. Use windows 10 Official ISO☆28Feb 5, 2025Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 8 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- MLIR based Tiny Graph Compiler [dev-stage]☆20Nov 22, 2024Updated last year
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- ☆128Feb 17, 2026Updated last month
- Rust extensions for Slippi Dolphin☆16Feb 22, 2026Updated last month
- Polycircuit is an FHE components library built via FHERMA competitions☆21Jul 10, 2025Updated 9 months ago
- Slip.py - A Slippi replay browser, search engine, and analyzer, built using Flask.☆18Aug 15, 2023Updated 2 years ago
- Easily portable quake2☆28Oct 19, 2025Updated 5 months ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆27Feb 17, 2026Updated last month
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Spiking neural network inference engine for 7-Series FPGAs☆29Aug 31, 2025Updated 7 months ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆20Feb 8, 2023Updated 3 years ago
- ESL-CGRA-simulator☆18Mar 23, 2026Updated 2 weeks ago
- Halo 1 decompilation☆45Mar 12, 2026Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆31Sep 12, 2025Updated 6 months ago
- ☆59Jan 19, 2026Updated 2 months ago