Challenge for 2026 ML Sys Interns
☆20Mar 26, 2026Updated 7 months ago
Alternatives and similar repositories for intern_challenge
Users that are interested in intern_challenge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- This course explains the basics of Tcl scripting language, which is embedded in almost all EDA tools and can be used to automate many ope…☆20Jul 11, 2026Updated 3 months ago
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- tiny (<1 kB) snprintf()/sprintf() for embedded platforms☆15Aug 24, 2026Updated 2 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Find the cause of late-stage MIPS decompilation mismatches with relocation-aware diffs, reproducible campaigns, compiler traces, and pass…☆20Updated this week
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆11Sep 23, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- ☆16Oct 14, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆28Aug 10, 2026Updated 2 months ago
- ☆14Jun 29, 2026Updated 4 months ago
- An autonomous agent that generates and refines quantitative trading strategies using Google's Gemini API and the WorldQuant BRAIN platfor…☆15Jun 14, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- 🏆 Amazon Best Seller | Full-stack AI NPU Design (Python, Verilog, ISA, FPGA) Vol.2 Coming Soon!☆33Mar 3, 2026Updated 7 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 6 years ago
- ☆15Jun 24, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆13Oct 11, 2026Updated 2 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 6 months ago
- The specification for the FIRRTL language☆68Updated this week
- ☆16Mar 21, 2016Updated 10 years ago
- sram/rram/mram.. compiler☆57Sep 11, 2023Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 6 years ago
- Project MANAS Official Website☆13Jan 10, 2022Updated 4 years ago
- ☆12Sep 4, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- Dukaan Payout Assignment by Subhash☆10Sep 23, 2023Updated 3 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- Estimating galaxy gas mass fractions using SDSS imaging☆13Nov 30, 2020Updated 5 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆27Feb 12, 2023Updated 3 years ago
- TUTORIAL: INTRODUCTION TO VALGRIND☆11Jan 14, 2019Updated 7 years ago