☆338Aug 5, 2026Updated 3 months ago
Alternatives and similar repositories for asic-puzzle-2026
Users that are interested in asic-puzzle-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆52Oct 20, 2026Updated 2 weeks ago
- ☆244Aug 14, 2026Updated 2 months ago
- Hardcaml Verification Tools☆20Updated this week
- Hardcaml wrappers for Xilinx memory primitives☆11Jul 10, 2026Updated 3 months ago
- 100Mbps unmanaged cut-through ethernet switch.☆43Sep 1, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆40Updated this week
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Solving 2024 Advent of Code entirely on an FPGA using Hardcaml☆17Feb 26, 2025Updated last year
- Digital Design Equivalence Checking☆114Updated this week
- IP forge - discover, fetch and install open PDK IP packages☆12Aug 6, 2026Updated 3 months ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- fast probabilistic symmetry detection on graphs☆23Oct 20, 2026Updated 2 weeks ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- ☆205Oct 5, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆180Oct 21, 2023Updated 3 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆109Oct 9, 2026Updated 3 weeks ago
- ☆31Aug 24, 2026Updated 2 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆624Updated this week
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆182Jul 12, 2026Updated 3 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 4 months ago
- Advanced Integrated Circuits 2026☆17Oct 9, 2026Updated 3 weeks ago
- Magic VLSI Layout Tool☆729Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Updated this week
- CoreSmith is a Prompt to GDS Agentic Flow☆51Oct 29, 2026Updated last week
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- ☆132Jun 14, 2026Updated 4 months ago
- SiliconCompiler Design Gallery☆81Updated this week
- Convert Verilog to a Hardcaml design☆23Updated this week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- ☆14Oct 13, 2025Updated last year
- PDK for 2nm Technology Node☆168Oct 23, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆25Jul 30, 2026Updated 3 months ago
- Hardcaml Circuits☆28Jul 10, 2026Updated 3 months ago
- Forth Programmable Breadboard☆11Jun 15, 2023Updated 3 years ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆127Updated this week
- ☆12Sep 10, 2015Updated 11 years ago
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆26Apr 24, 2026Updated 6 months ago
- ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (ACL 2026)☆17Aug 19, 2026Updated 2 months ago