UVM Verification Environment for the CVFPU
☆26Aug 27, 2026Updated 2 months ago
Alternatives and similar repositories for cvfpu-uvm
Users that are interested in cvfpu-uvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- APB Logic☆29Sep 24, 2026Updated last month
- ☆16May 25, 2026Updated 5 months ago
- ☆30May 11, 2021Updated 5 years ago
- ☆45Mar 9, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 8 years ago
- ☆15May 26, 2026Updated 5 months ago
- ☆59Oct 11, 2026Updated 2 weeks ago
- Tic Tac Toe Game created using Kotlin Language in Android Studios, with Player vs Player and Player vs CPU☆12Jun 24, 2018Updated 8 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- ☆11Feb 26, 2025Updated last year
- ☆52Jul 8, 2026Updated 3 months ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 7 months ago
- ☆11Oct 16, 2026Updated last week
- TaiWei Pin 3D Evaluation flow☆27Oct 18, 2026Updated last week
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- ☆15Updated this week
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 5 months ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- Minesweeper clone for Android (API 18)☆20Aug 4, 2020Updated 6 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- The Tangler casual puzzle game. Written in Kotlin, for desktop (Java JAR) and Android. The iOS module is present but was not tested.☆25Sep 24, 2026Updated last month
- Verilog-HDL codes, Tcl files, and etc. for TSMC_65nm☆12Jul 2, 2019Updated 7 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆28Updated this week
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Oct 4, 2026Updated 3 weeks ago
- ☆15Jul 5, 2019Updated 7 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last month
- An android sdk to develope word game☆26Apr 29, 2023Updated 3 years ago