Alternatives and similar repositories for 8-bit-Computer

Users that are interested in 8-bit-Computer are comparing it to the libraries listed below

• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆424Updated 7 months ago
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆15Updated 5 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆428Updated this week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆608Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆739Updated last week
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆1,116Updated 2 weeks ago
• splinedrive / kianRiscV
  RISC-V XV6/Linux SoC, marchID: 0x2b
  ☆973Updated last week
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆240Updated last year
• last-genius / comp_arch_list
  List of required readings for three-semester course in Computer Architecture at UCU (Principles of Computer Organization, Computer System…
  ☆103Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆680Updated this week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆236Updated last week
• riscv-non-isa / riscv-arch-test
  ☆598Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆805Updated this week
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• ARC-Lab-UF / vhdl-tutorial
  ☆104Updated 5 months ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆217Updated 7 months ago
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆259Updated 9 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆664Updated last month
• riscv-software-src / riscv-tests
  ☆1,066Updated 4 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆673Updated 3 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆849Updated 3 months ago
• m3y54m / FPGA-ASIC-Roadmap
  A roadmap for those who want to build a career as an FPGA / ASIC Engineer
  ☆424Updated 10 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆40Updated 6 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,197Updated this week
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆936Updated last week
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆183Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,658Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,107Updated last week
• umanovskis / baremetal-arm
  An ebook about bare-metal programming for ARM
  ☆776Updated 4 years ago