☆14Dec 6, 2022Updated 3 years ago
Alternatives and similar repositories for kb_radar_course
Users that are interested in kb_radar_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Xilinx FFT IP using a UART packetised data stream☆13Jul 24, 2022Updated 4 years ago
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 2 weeks ago
- ESnet general-purpose FPGA design library.☆14Oct 14, 2026Updated last week
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 4 months ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Oct 8, 2026Updated 2 weeks ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆16Jan 3, 2022Updated 4 years ago
- A curated list of FMCW-LiDAR papers and resources.☆39May 19, 2026Updated 5 months ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- FPGA environment as code!☆14Oct 14, 2026Updated last week
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Парсинг сайтов недвижимости☆25Dec 8, 2022Updated 3 years ago
- 🏆 Amazon Best Seller | Full-stack AI NPU Design (Python, Verilog, ISA, FPGA) Vol.2 Coming Soon!☆32Mar 3, 2026Updated 7 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Z80 System on Chip☆13Jul 17, 2014Updated 12 years ago
- Codes for femtosecond laser interaction research☆13Aug 10, 2026Updated 2 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- Very tiny TOML parser in C☆28Nov 10, 2025Updated 11 months ago
- 基于嵌入式Linux的一套可视对讲设备代码，比较底层，写的比较好，里面的lib库是一些图像处理库。et。☆22Sep 16, 2016Updated 10 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the verilog code for the various FPGA in the OpenHPSDR Radios☆29Oct 1, 2026Updated 3 weeks ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- a playground for xilinx zynq fpga experiments☆50Nov 19, 2018Updated 7 years ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆20Nov 27, 2024Updated last year
- Test suite for Linux framebuffer☆14Jul 1, 2021Updated 5 years ago
- arduino inkshield+5 button code for printing multiple messages☆12Jun 17, 2016Updated 10 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 3 months ago