Alternatives and similar repositories for wiki:

Users that are interested in wiki are comparing it to the libraries listed below

• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 9 months ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆20Updated 2 years ago
• ryuz / jelly
  Original FPGA platform
  ☆62Updated this week
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• liva / xhci_uio
  ☆27Updated 7 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• aquaxis / synverll
  ☆14Updated 8 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆103Updated 2 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆52Updated 8 years ago
• onikiri / onikiri2
  ☆39Updated 7 months ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• atsisy / sloba
  Stacking List Oriented Basic Architecture Allocator
  ☆15Updated 6 years ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 4 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago
• garasubo / T-Visor
  Real-time hypervisor for ARM
  ☆64Updated 8 years ago
• synthesijer / synthesijer
  ☆52Updated 8 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 4 months ago
• edenden / end.ac
  SRv6 function of multi-tenant proxy by SRH caching over AF_XDP
  ☆22Updated 5 years ago
• PFLab-OS / Raph_Kernel
  ☆37Updated 6 years ago
• slankdev / libpgen
  Header only packet analysis library written in C++11
  ☆40Updated 7 years ago
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 5 years ago
• drpnd / advos
  Developing an operating system from scratch (Advent Calendar 2018)
  ☆18Updated 5 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 8 months ago