Alternatives and similar repositories for synverll

Users that are interested in synverll are comparing it to the libraries listed below

• synthesijer / synthesijer
  ☆52Updated 11 months ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 8 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• ryuz / jelly
  Original FPGA platform
  ☆68Updated last week
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 5 months ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• kazuyamashi / cReComp
  ☆13Updated 7 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆21Updated 2 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• akita11 / mklsi
  Design data files for MakeLSI
  ☆11Updated 9 years ago
• DenadaiSenai / Jogo-Da-Velha-Arduino
  ☆1Updated 3 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated last month
• tmatsuya / wiki
  ☆38Updated 8 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• osafune / max10-protoboard
  ☆11Updated 8 years ago
• onikiri / onikiri2
  ☆39Updated 10 months ago
• HirokiNakahara / HLS_FPGA_NES
  An FPGA NES emulator designed by a high level synthesis (HLS)
  ☆17Updated 8 years ago
• d-kato / mbed-gr-libs
  Library group for GR-boards.
  ☆12Updated 5 years ago
• tkat0 / pynqmmult
  "mmult" example using SDSoC for PYNQ board
  ☆11Updated 8 years ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 7 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• warclab / zycap
  Zynq PR Management
  ☆13Updated 9 years ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆20Updated 2 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago