Alternatives and similar repositories for CPU32

Users that are interested in CPU32 are comparing it to the libraries listed below

• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• msyksphinz-self / xv6_translate
  translation of XV6
  ☆49Updated 6 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• tanakamura / pllp
  ☆63Updated 2 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 5 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• shioyadan / advanced-computer-organization
  ☆162Updated 11 months ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 9 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• peta-okechan / xv6textjp
  xv6のテキスト(book-rev6.pdf)を超適当翻訳してPDF化したもの
  ☆28Updated 12 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆25Updated 3 weeks ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 6 months ago
• fukushimalab / hpc_exercise
  ネットワーク系演習II：ハイパフォーマンスコンピューティング
  ☆64Updated 7 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 11 months ago
• virtualsecureplatform / V2TT
  This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
  ☆18Updated 5 years ago
• tkmc / 486
  『はじめて読む486』のサンプルプログラム集です。
  ☆114Updated 3 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆18Updated last year
• hsjoihs / c-compiler
  seccamp2018 c compiler
  ☆56Updated 3 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 6 years ago
• tomoyuki-nakabayashi / book
  The Embedded Rust Bookの和訳レポジトリです
  ☆30Updated 4 years ago
• osdev-jp / osdev-jp.github.io
  ☆168Updated last week