nhma20 / FPGA_AI
Introduction to AI on FPGAs
☆13Updated last year
Alternatives and similar repositories for FPGA_AI:
Users that are interested in FPGA_AI are comparing it to the libraries listed below
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- ☆22Updated 4 months ago
- ☆24Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated last month
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- Pulp virtual platform☆23Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆32Updated 2 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Simple RiscV core for academic purpose.☆22Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆41Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆81Updated 2 weeks ago
- Triple Modular Redundancy☆24Updated 5 years ago
- ☆41Updated last month
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 4 months ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Framework Open EDA Gui☆63Updated last month
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 2 months ago
- ☆32Updated this week
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- Simple runtime for Pulp platforms☆39Updated this week
- Open Source AES☆31Updated 9 months ago
- ☆147Updated 9 months ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆42Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆40Updated 10 months ago