nhma20 / FPGA_AI
Introduction to AI on FPGAs
☆13Updated last year
Alternatives and similar repositories for FPGA_AI:
Users that are interested in FPGA_AI are comparing it to the libraries listed below
- ☆42Updated 3 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆26Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆42Updated 2 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 3 months ago
- ☆44Updated last year
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆25Updated 3 years ago
- Hardware and Software Co-design implementations☆14Updated 5 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆58Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆98Updated 2 months ago
- Simple RiscV core for academic purpose.☆22Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆22Updated 9 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 2 months ago
- ☆24Updated 3 weeks ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆13Updated 5 years ago
- ☆161Updated 10 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated last year
- RISC V core implementation using Verilog.☆26Updated 3 years ago
- ☆16Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Caffe to VHDL☆66Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆17Updated 5 years ago
- ☆53Updated 2 years ago
- This store contains Configurable Example Designs.☆43Updated this week
- ☆42Updated last week
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆42Updated 8 months ago
- Verilog source code for book: Computer Architecture Tutorial☆25Updated 3 years ago