lmcad-unicamp / riscv-sbt

Related projects ⓘ

Alternatives and complementary repositories for riscv-sbt

• riscvarchive / riscv-code-speed-optimization
  ☆12Updated 3 years ago
• isclouder / microv
  kvm hypervisor
  ☆16Updated last year
• mborgerson / jit
  A little just-in-time compiler thing
  ☆19Updated 6 years ago
• cnrv / floating-point-guide
  《关于浮点运算：作为程序员都应该了解什么？》
  ☆29Updated 6 years ago
• gtcasl / qsim
  QEMU based emulation library for micro-architectural simulation (ARM64 and x86)
  ☆39Updated 5 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• travisg / uefi
  uefi app/bootloader development sandbox
  ☆15Updated 8 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 4 years ago
• rprichard / pcboot
  BIOS-based boot menu and loader
  ☆16Updated 7 years ago
• jserv / jit-construct
  JIT compiler from scratch, derived from Nick Desaulniers' great work
  ☆42Updated 3 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆34Updated last month
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 10 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 3 years ago
• riscvarchive / riscv-edk2
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆22Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆26Updated 3 months ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 4 months ago
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 2 years ago
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆15Updated last year
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆23Updated 4 months ago
• Lichtso / riscv-llvm-templates
  Code templates to get started experimenting with the RISC-V LLVM toolchain
  ☆13Updated 5 years ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆32Updated 9 months ago
• zhemao / riscv-dma
  A DMA Controller for RISCV CPUs
  ☆14Updated 9 years ago
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆29Updated last year
• finallyjustice / armvisor
  Sample code for ARM hardware virtualization
  ☆10Updated 9 years ago
• SchrodingerZhu / memcpy-amd64
  An implementation of memcpy for amd64 with clang/gcc
  ☆15Updated 2 years ago
• SEL4PROJ / AOS
  Advanced Operating Systems project
  ☆19Updated 2 months ago