lmcad-unicamp / riscv-sbt
RISC-V Static Binary Translator
☆17Updated 6 years ago
Alternatives and similar repositories for riscv-sbt:
Users that are interested in riscv-sbt are comparing it to the libraries listed below
- BIOS-based boot menu and loader☆16Updated 8 years ago
- ☆12Updated 4 years ago
- An implementation of memcpy for amd64 with clang/gcc☆15Updated 3 years ago
- Architecture mapping proofs written in Agda for the paper "Lasagne: A Static Binary Translator for Weak Memory Model Architectures"☆13Updated 3 years ago
- An implementation of ext2 filesystem in Rust☆15Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago
- Rust RISC-V Virtual Machine☆97Updated 6 months ago
- The x86_64 UEFI bootloader for rCore☆44Updated 2 years ago
- ☆46Updated 2 weeks ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆24Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- ☆29Updated 2 years ago
- A Secure and Memory-Efficient Heap Allocator☆32Updated 10 months ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Updated 3 years ago
- Trivial RISC-V Linux binary bootloader☆50Updated 4 years ago
- ☆17Updated 2 years ago
- Reimplement Zircon microkernel in Rust.☆12Updated 3 years ago
- ☆61Updated 4 years ago
- GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.☆30Updated 2 months ago
- RISC-V Configuration Structure☆38Updated 6 months ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆27Updated 9 months ago
- An experimental RTOS written in Rust.☆36Updated 2 years ago
- ☆24Updated 2 months ago
- User programs for rCore OS☆18Updated 2 years ago
- A small tool for quickly generating LLVM passes☆28Updated 2 weeks ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆53Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- QARMA block cipher in C☆28Updated 2 years ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago